Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MSP432P411VIPZ Datasheet(PDF) 160 Page - Texas Instruments

Part # MSP432P411VIPZ
Description  SimpleLink Mixed-Signal Microcontrollers
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

MSP432P411VIPZ Datasheet(HTML) 160 Page - Texas Instruments

Back Button MSP432P411VIPZ Datasheet HTML 156Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 157Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 158Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 159Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 160Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 161Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 162Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 163Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 164Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 212 page
background image
P7.0/PM_SMCLK/PM_DMAE0/R03
PySEL1.x
PyDIR.x
PyIN.x
EN
To modules
From module
PyOUT.x
1
0
DVSS
DVCC
1
D
To LCD_F
Pad Logic
Bus
Keeper
Direction
0: Input
1: Output
PyREN.x
0 1
0 0
1 0
1 1
PySEL0.x
0 1
0 0
1 0
1 1
DVSS
DVSS
P7.1/PM_C0OUT/PM_TA0CLK/R13/LCDREF
P7.2/PM_C1OUT/PM_TA1CLK/R23
From LCD_F
160
MSP432P4111, MSP432P4011, MSP432P411Y
MSP432P401Y, MSP432P411V, MSP432P401V
SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V
Detailed Description
Copyright © 2017–2018, Texas Instruments Incorporated
(1)
X = Don't care
(2)
Setting the PSEL1.x and PSEL0.x bits to 10 disables both the output driver and input Schmitt trigger to prevent leakage when analog
signals are applied.
6.12.7 Port P7 (P7.0 to P7.2) Input/Output With Schmitt Trigger
Figure 6-10 shows the port schematic. Table 6-69 lists the settings to select the port functions.
Figure 6-10. P7.0, P7.1 and P7.2 Port Schematic
Table 6-69. Port P7 (P7.0 to P7.2) Pin Functions
PIN NAME (P7.x)
x
FUNCTION
CONTROL BITS OR SIGNALS (1)
P7DIR.x
P7SEL1.x
P7SEL0.x
P7MAPx
P7.0/PM_SMCLK/
PM_DMAE0
R03
0
P7.0 (I/O)
I: 0; O: 1
0
0
X
DMAE0
0
0
1
default
SMCLK
1
R03 (2)
X
1
0
X
N/A
0
1
1
X
DVSS
1
P7.1/PM_C0OUT/
PM_TA0CLK
R13
1
P7.1 (I/O)
I: 0; O: 1
0
0
X
TA0CLK
0
0
1
default
C0OUT
1
R13 (2)
X
1
0
X
N/A
0
1
1
X
DVSS
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com