MSP432P411VIPZ datasheet(181/212 Pages) TI1

181 / 212 page

181

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

www.ti.com

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Detailed Description

(1)

X = Don't care

(2)

Not available on the 64-pin RGC package.

(3)

Setting the PSEL1.x and PSEL0.x bits to 10 disables both the output driver and input Schmitt trigger to prevent leakage when analog

signals are applied.

(4)

Setting P10SEL1.x and P10SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

(5)

Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents

when applying analog signals. Selecting the C0.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits

automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

Table 6-82. Port P10 (P10.4 and P10.5) Pin Functions

PIN NAME (P10.x)

FUNCTION

CONTROL BITS OR SIGNALS (1)

P10DIR.x

P10SEL1.x

P10SEL0.x

P10.4/TA3.0/C0.7/L35 (2)

P10.4 (I/O)

I: 0; O: 1

TA3.CCI0A

TA3.0

L35 (3)

C0.7 (4) (5)

P10.5/TA3.1/C0.6/L34 (2)

P10.5 (I/O)

I: 0; O: 1

TA3.CCI1A

TA3.1

L34 (3)

C0.6 (4) (5)

MSP432P411VIPZ Datasheet(PDF) 181 Page - Texas Instruments

MSP432P411VIPZ Datasheet(HTML) 181 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL