| Electronic Components Datasheet Search |
|
ST72F521M Datasheet(PDF) 174 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72F521M Datasheet(HTML) 174 Page - STMicroelectronics |
|
174 / 199 page ![]() ST72521M/R/AR 174/199 EMC CHARACTERISTICS (Cont’d) True Open Drain Pin Protection The centralized protection (4) is not involved in the discharge of the ESD stresses applied to true open drain pads due to the fact that a P-Buffer and diode to VDD are not implemented. An additional local protection between the pad and VSS (5a & 5b) is implemented to completely absorb the posi- tive ESD discharge. Multisupply Configuration When several types of ground (VSS, VSSA, ...) and power supply (VDD, VAREF, ...) are available for any reason (better noise immunity...), the structure shown in Figure 95 is implemented to protect the device against ESD. Figure 93. Positive Stress on a True Open Drain Pad vs. VSS Figure 94. Negative Stress on a True Open Drain Pad vs. VDD Figure 95. Multisupply Configuration IN VDD VSS (1) (2b) (4) OUT VDD VSS (3b) Main path Path to avoid (5a) (5b) IN VDD VSS (1) (2b) (4) OUT VDD VSS (3b) Main path (3b) (3b) VAREF VSSA VAREF VDD VSS BACK TO BACK DIODE BETWEEN GROUNDS VSSA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |