Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C8051F300 Datasheet(PDF) 70 Page - List of Unclassifed Manufacturers

Part # C8051F300
Description  Mixed Signal ISP Flash MCU Family
Download  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

C8051F300 Datasheet(HTML) 70 Page - List of Unclassifed Manufacturers

Back Button C8051F300 Datasheet HTML 66Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 67Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 68Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 69Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 70Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 71Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 72Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 73Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 74Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 174 page
background image
C8051F300/1/2/3/4/5
70
Rev. 2.6
8.3.
Interrupt Handler
The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two prior-
ity levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies
according to the specific version of the device. Each interrupt source has one or more associated interrupt-
pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition,
the associated interrupt-pending flag is set to logic 1.
If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is
set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a prede-
termined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI
instruction, which returns program execution to the next instruction that would have been executed if the
interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the
hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-
less of the interrupt's enable/disable state.)
Each interrupt source can be individually enabled or disabled through the use of an associated interrupt
enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit
(IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables
all interrupt sources regardless of the individual interrupt-enable settings.
Note: Any instruction that clears the EA bit should be immediately followed by an instruction that
has two or more opcode bytes. For example:
// in 'C':
EA = 0;
// clear EA bit
EA = 0;
// ... followed by another 2-byte opcode
; in assembly:
CLR
EA
; clear EA bit
CLR
EA
; ... followed by another 2-byte opcode
If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears
the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. How-
ever, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is
followed by a multi-cycle instruction, the interrupt will not be taken.
Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR.
However, most are not cleared by the hardware and must be cleared by software before returning from the
ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI)
instruction, a new interrupt request will be generated immediately and the CPU will reenter the ISR after
the completion of the next instruction.
8.3.1. MCU Interrupt Sources and Vectors
The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pend-
ing flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU
will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associ-
ated vector addresses, priority order and control bits are summarized in Table 8.4 on page 72. Refer to the
datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt
conditions for the peripheral and the behavior of its interrupt-pending flag(s).


Similar Part No. - C8051F300

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
C8051F300 SILABS-C8051F300 Datasheet
1Mb / 176P
   Mixed Signal ISP Flash MCU Family
C8051F300-GDI SILABS-C8051F300-GDI Datasheet
210Kb / 9P
   8 kB Flash, 8-Bit ADC MCU Die in Wafer Form
C8051F300-GM SILABS-C8051F300-GM Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
C8051F300-GS SILABS-C8051F300-GS Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
C8051F300 SILABS-C8051F300_08 Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
More results

Similar Description - C8051F300

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
C8051F80X SILABS-C8051F80X Datasheet
1Mb / 250P
   Mixed Signal ISP Flash MCU Family
C8051F80X SILABS-C8051F80X_14 Datasheet
1Mb / 251P
   Mixed Signal ISP Flash MCU Family
C8051F040-GQR SILABS-C8051F040-GQR Datasheet
2Mb / 328P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X Datasheet
3Mb / 276P
   Mixed Signal ISP Flash MCU Family
C8051F120 SILABS-C8051F120 Datasheet
2Mb / 356P
   Mixed Signal ISP Flash MCU Family
C8051F300 SILABS-C8051F300 Datasheet
1Mb / 176P
   Mixed Signal ISP Flash MCU Family
C8051F70X SILABS-C8051F70X Datasheet
1Mb / 290P
   Mixed Signal ISP Flash MCU Family
C8051F50X SILABS-C8051F50X Datasheet
2Mb / 312P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X_14 Datasheet
1Mb / 275P
   Mixed Signal ISP Flash MCU Family
C8051F124-GQR SILABS-C8051F124-GQR Datasheet
1Mb / 350P
   Mixed Signal ISP Flash MCU Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com