Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C8051F300 Datasheet(PDF) 78 Page - List of Unclassifed Manufacturers

Part # C8051F300
Description  Mixed Signal ISP Flash MCU Family
Download  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

C8051F300 Datasheet(HTML) 78 Page - List of Unclassifed Manufacturers

Back Button C8051F300 Datasheet HTML 74Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 75Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 76Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 77Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 78Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 79Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 80Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 81Page - List of Unclassifed Manufacturers C8051F300 Datasheet HTML 82Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 174 page
background image
C8051F300/1/2/3/4/5
78
Rev. 2.6
8.4.
Power Management Modes
The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode
halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all inter-
rupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped (analog
peripherals remain in their selected states). Since clocks are running in Idle mode, power consumption is
dependent upon the system clock frequency and the number of peripherals left in active mode before
entering Idle. Stop mode consumes the least power. SFR Definition 8.12 describes the Power Control Reg-
ister (PCON) used to control the CIP-51's power management modes.
Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power
management of the entire MCU is better accomplished by enabling/disabling individual peripherals as
needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital
peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscil-
lators lowers power consuption considerably; however a reset is required to restart the MCU.
8.4.1. Idle Mode
Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon
as the instruction that sets the bit completes execution. All internal registers and memory maintain their
original data. All analog and digital peripherals can remain active during Idle mode.
Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an
enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume
operation. The pending interrupt will be serviced and the next instruction to be executed after the return
from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit.
If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence
and begins program execution at address 0x0000.
If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby termi-
nate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event
of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by
software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This pro-
vides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefi-
nitely, waiting for an external stimulus to wake up the system. Refer to Section “16.3. Watchdog Timer
Mode” on page 160 for more information on the use and configuration of the WDT.
Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that
has 2 or more opcode bytes. For example:
// in 'C':
PCON |= 0x01;
// set IDLE bit
PCON
= PCON;
// ... followed by a 3-cycle dummy instruction
; in assembly:
ORL PCON, #01h
; set IDLE bit
MOV PCON, PCON
; ... followed by a 3-cycle dummy instruction
If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during
the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when
a future interrupt occurs.


Similar Part No. - C8051F300

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
C8051F300 SILABS-C8051F300 Datasheet
1Mb / 176P
   Mixed Signal ISP Flash MCU Family
C8051F300-GDI SILABS-C8051F300-GDI Datasheet
210Kb / 9P
   8 kB Flash, 8-Bit ADC MCU Die in Wafer Form
C8051F300-GM SILABS-C8051F300-GM Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
C8051F300-GS SILABS-C8051F300-GS Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
C8051F300 SILABS-C8051F300_08 Datasheet
976Kb / 179P
   Mixed Signal ISP Flash MCU Family
More results

Similar Description - C8051F300

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
C8051F80X SILABS-C8051F80X Datasheet
1Mb / 250P
   Mixed Signal ISP Flash MCU Family
C8051F80X SILABS-C8051F80X_14 Datasheet
1Mb / 251P
   Mixed Signal ISP Flash MCU Family
C8051F040-GQR SILABS-C8051F040-GQR Datasheet
2Mb / 328P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X Datasheet
3Mb / 276P
   Mixed Signal ISP Flash MCU Family
C8051F120 SILABS-C8051F120 Datasheet
2Mb / 356P
   Mixed Signal ISP Flash MCU Family
C8051F300 SILABS-C8051F300 Datasheet
1Mb / 176P
   Mixed Signal ISP Flash MCU Family
C8051F70X SILABS-C8051F70X Datasheet
1Mb / 290P
   Mixed Signal ISP Flash MCU Family
C8051F50X SILABS-C8051F50X Datasheet
2Mb / 312P
   Mixed Signal ISP Flash MCU Family
C8051F54X SILABS-C8051F54X_14 Datasheet
1Mb / 275P
   Mixed Signal ISP Flash MCU Family
C8051F124-GQR SILABS-C8051F124-GQR Datasheet
1Mb / 350P
   Mixed Signal ISP Flash MCU Family
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com