RTL8201CP

Datasheet

Single-Chip/Port 10/100 Fast Ethernet PHYceiver

6

Track ID: JATR-1076-21 Rev. 1.1

5.5. Device Configuration Interface

Table 5. Device Configuration Interface

Name

Type

Pin No.

Description

ISOLATE

I

43

Set high to isolate the RTL8201CP from the MAC. This will also isolate the MDC/MDIO

management interface. In this mode, the power consumption is minimum. This pin can be

directly connected to GND or VCC.

RPTR

I

40

Set high to put the RTL8201CP into repeater mode. This pin can be directly

connected to GND or VCC.

SPEED

LI

39

This pin is latched to input during a power on or reset condition. Set high to put

the RTL8201CP into 100Mbps operation. This pin can be directly connected to GND

or VCC.

DUPLEX

LI

38

This pin is latched to input during a power on or reset condition. Set high to

enable full duplex. This pin can be directly connected to GND or VCC.

ANE

LI

37

This pin is latched to input during a power on or reset condition. Set high to

enable Auto-negotiation mode, set low to force mode. This pin can be directly

connected to GND or VCC.

LDPS

I

41

Set high to put the RTL8201CP into LDPS mode. This pin can be directly connected

to GND or VCC. See 7.7 Power Down, Link Down, Power Saving, and Isolation

Modes, page 20, for more information.

MII/SNIB

LI/O

44

This pin is latched to input during a power on or reset condition. Pull high to set

the RTL8201CP into MII mode operation. Set low for SNI mode. This pin can be

directly connected to GND or VCC.

5.6. LED Interface/PHY Address Configuration

These five pins are latched into the RTL8201CP during power up reset to configure the PHY address

[0:4] used for the MII management register interface. In normal operation, after initial reset, they are used

as driving pins for status indicator LEDs. The driving polarity, active low or active high, is determined by

each latched status of the PHY address [4:0] during power-up reset. If the latched status is High, then it

will be active low. If the latched status is Low, then it will be active high. See section 7.5 LED and PHY

Address Configuration, page 19, for more information.

Table 6. LED Interface/PHY Address Configuration

Name

Type

Pin No.

Description

PHYAD0/

LED0

LI/O

9

PHY Address [0].

Link LED.

Lit when linked.

PHYAD1/

LED1

LI/O

10

PHY Address [1].

Full Duplex LED.

Lit when in Full Duplex operation.

PHYAD2/

LED2

LI/O

12

PHY Address [2].

10 ACT LED.

Blinking when transmitting or receiving data in 10Base-T mode.

PHYAD3/

LED3

LI/O

13

PHY Address [3].

ACT LED.

Blinking when transmitting or receiving data at 100Base-T or Fiber Mode.

PHYAD4/

LED4

LI/O

15

PHY Address [4].

Collision LED.

Blinks when collisions occur.