STM8S datasheet(111/467 Pages) STMICROELECTRONICS

111 / 467 page

DocID14587 Rev 14

111/467

RM0016

General purpose I/O ports (GPIO)

113

11.9

GPIO registers

The bit of each port register drives the corresponding pin of the port.

11.9.1

Port x output data register (Px_ODR)

Address offset: 0x00

Reset value: 0x00

11.9.2

Port x pin input register (Px_IDR)

Address offset: 0x01

Reset value: 0xXX

Note:

Px_IDR reset value depends on the external circuitry.

654

3210

ODR7

ODR6

ODR5

ODR4

ODR3

ODR2

ODR1

ODR0

Bits 7:0 ODR[7:0]: Output data register bits

Writing to the ODR register when in output mode applies a digital value to the I/O through the latch.

Reading the ODR returns the previously latched value in the register.

In Input mode, writing in the ODR register, latches the value in the register but does not change the

pin state. The ODR register is always cleared after reset. Bit read-modify-write instructions (BSET,

BRST) can be used on the DR register to drive an individual pin without affecting the others.

654

3210

IDR7

IDR6

IDR5

IDR4

IDR3

IDR2

IDR1

IDR0

rrr

rrrr

Bits 7:0 IDR[7:0]: Pin input values

The pin register can be used to read the pin value irrespective of whether port is in input or output

mode. This register is read-only.

0: Low logic level

1: High logic level

STM8S Datasheet(PDF) 111 Page - STMicroelectronics

STM8S Datasheet(HTML) 111 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL