PCIMX6DP7EYM2AB datasheet(109/168 Pages) NXP

109 / 168 page

Electrical Characteristics

i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products, Rev. 3, 11/2018

NXP Semiconductors

109

4.12.12.2 D-PHY Signaling Levels

The signal levels are different for differential HS mode and single-ended LP mode. Figure 66 shows both

the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below

the LP low-level input threshold such that LP receiver always detects low on HS signals.

Figure 66. D-PHY Signaling Levels

LP Line Receiver DC Specifications

VIL

Input low voltage

—

550

VIH

Input high voltage

—

920

—

VHYST

Input hysteresis

—

Contention Line Receiver DC Specifications

VILF

Input low fault threshold

—

200

—

450

Table 68. Electrical and Timing Information (continued)

Symbol

Parameters

Test Conditions

Min

Typ

Max

Unit

HS Vout

Range

HS Vcm

Range

Max VOD

Min VOD

VCMTX,MIN

VOLHS

VCMTX,MAX

VOHHS

LP VIL

VOL

VIH

VOH,MAX

VOH,MIN

VIH

VIL

LP Threshold

Region

VGNDSH,MA

VGNDSH,MIN

GND

LP VOL

HS Differential Signaling

LP Single-ended Signaling

PCIMX6DP7EYM2AB Datasheet(PDF) 109 Page - NXP Semiconductors

PCIMX6DP7EYM2AB Datasheet(HTML) 109 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL