| Electronic Components Datasheet Search |
|
PCIMX6DP7AYM2AB Datasheet(PDF) 121 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCIMX6DP7AYM2AB Datasheet(HTML) 121 Page - NXP Semiconductors |
|
121 / 160 page ![]() Electrical Characteristics i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018 NXP Semiconductors 121 NOTE • All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal AUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures. • All timings are on Audiomux Pads when SSI is being used for data transfer. • The terms, WL and BL, refer to Word Length(WL) and Bit Length(BL). • For internal Frame Sync operation using external clock, the frame sync timing is the same as that of transmit data (for example, during AC97 mode of operation). Synchronous Internal Clock Operation SS42 AUDx_RXD setup before AUDx_TXC falling 10.0 — ns SS43 AUDx_RXD hold after AUDx_TXC falling 0.0 — ns Table 73. SSI Transmitter Timing with Internal Clock (continued) ID Parameter Min Max Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |