| Electronic Components Datasheet Search |
|
STM32469VG Datasheet(PDF) 172 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32469VG Datasheet(HTML) 172 Page - STMicroelectronics |
|
172 / 220 page ![]() Electrical characteristics STM32F469xx 172/220 DS11189 Rev 7 Synchronous waveforms and timings Figures 63 through 66 represent synchronous waveforms and Table 96 through Table 99 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration: BurstAccessMode = FMC_BurstAccessMode_Enable; MemoryType = FMC_MemoryType_CRAM; WriteBurst = FMC_WriteBurst_Enable; CLKDivision = 1; DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM CL = 30 pF on data and address lines. CL = 10 pF on FMC_CLK unless otherwise specified. In all timing tables, the THCLK is the HCLK clock period: For 2.7 V≤ VDD≤ 3.6 V, maximum FMC_CLK = 90 MHz at CL = 30 pF (on FMC_CLK). For 1.71 V≤ VDD<1.9 V, maximum FMC_CLK = 60 MHz at CL = 10 pF (on FMC_CLK). Table 95. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1) 1. Based on test during characterization. Symbol Parameter Min Max Unit tw(NE) FMC_NE low time 9THCLK 9THCLK+0.5 ns tw(NWE) FMC_NWE low time 7THCLK 7THCLK+2 tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 6THCLK+1.5 - th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4THCLK–1 - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |