DVR21 datasheet(203/416 Pages) MICROCHIP

203 / 416 page

 2016-2018 Microchip Technology Inc.

DS30010118D-page 203

PIC24FJ256GA705 FAMILY

FIGURE 17-1:

SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE)

17.3

Audio Mode Operation

To initialize the SPIx module for Audio mode, follow the

steps to initialize it for Master/Slave mode, but also set

the AUDEN bit (SPIxCON1H<15>). In Master+Audio

mode:

• This mode enables the device to generate SCKx

and LRC pulses as long as the SPIEN bit

(SPIxCON1L<15>) = 1.

• The SPIx module generates LRC and SCKx

continuously in all cases, regardless of the

transmit data, while in Master mode.

• The SPIx module drives the leading edge of LRC

and SCKx within 1 SCKx period, and the serial

data shifts in and out continuously, even when the

TX FIFO is empty.

In Slave+Audio mode:

• This mode enables the device to receive SCKx

and LRC pulses as long as the SPIEN bit

(SPIxCON1L<15>) = 1.

• The SPIx module drives zeros out of SDOx, but

does not shift data out or in (SDIx) until the

module receives the LRC (i.e., the edge that

precedes the left channel).

• Once the module receives the leading edge

of LRC, it starts receiving data if

DISSDI (SPIxCON1L<4>) = 0 and the serial data

shifts out continuously, even when the TX FIFO

is empty.

Read

Write

Internal

Data Bus

SDIx

SDOx

SSx/FSYNC

SCKx

MSB

Shift

Control

Edge

Select

Enable Master Clock

Transmit

Peripheral Clock

MCLKEN

SPIxRXSR

URDTEN

TXELM<5:0> = 6’b0

MSB

Baud Rate

Generator

SSx & FSYNC

Control

Clock

Control

SPIxTXSR

Clock

Control

Receive

SPIxURDT

SPIxTXB

Edge

Select

SPIxRXB

Note 1: The MCLK source is the REFO clock.

MCLK(1)

DVR21 Datasheet(PDF) 203 Page - Microchip Technology

DVR21 Datasheet(HTML) 203 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL