Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32G081CB Datasheet(PDF) 101 Page - STMicroelectronics

Part # STM32G081CB
Description  Arm® Cortex®-M0 32-bit MCU, 128 KB Flash, 36 KB RAM,4x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32G081CB Datasheet(HTML) 101 Page - STMicroelectronics

Back Button STM32G081CB Datasheet HTML 97Page - STMicroelectronics STM32G081CB Datasheet HTML 98Page - STMicroelectronics STM32G081CB Datasheet HTML 99Page - STMicroelectronics STM32G081CB Datasheet HTML 100Page - STMicroelectronics STM32G081CB Datasheet HTML 101Page - STMicroelectronics STM32G081CB Datasheet HTML 102Page - STMicroelectronics STM32G081CB Datasheet HTML 103Page - STMicroelectronics STM32G081CB Datasheet HTML 104Page - STMicroelectronics STM32G081CB Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 136 page
background image
DS12231 Rev 4
101/136
STM32G081xB
Electrical characteristics
108
5.3.24
Characteristics of communication interfaces
I2C-bus interface characteristics
The I2C-bus interface meets timing requirements of the I2C-bus specification and user
manual rev. 03 for:
•
Standard-mode (Sm): with a bit rate up to 100 kbit/s
•
Fast-mode (Fm): with a bit rate up to 400 kbit/s
•
Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.
The timings are guaranteed by design as long as the I2C peripheral is properly configured
(refer to the reference manual RM0444) and when the I2CCLK frequency is greater than the
minimum shown in the following table.
tCOUNTER
16-bit counter clock period
-
1
65536
tTIMxCLK
fTIMxCLK = 64 MHz
0.015625
1024
µs
tMAX_COUNT
Maximum possible count with
32-bit counter
-
-
65536 × 65536
tTIMxCLK
fTIMxCLK = 64 MHz
-
67.10
s
1. TIMx, is used as a general term in which x stands for 1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17.
Table 66. TIMx(1) characteristics (continued)
Symbol
Parameter
Conditions
Min
Max
Unit
Table 67. IWDG min/max timeout period at 32 kHz LSI clock(1)
Prescaler divider
PR[2:0] bits
Min timeout RL[11:0]= 0x000
Max timeout RL[11:0]= 0xFFF
Unit
/4
0
0.125
512
ms
/8
1
0.250
1024
/16
2
0.500
2048
/32
3
1.0
4096
/64
4
2.0
8192
/128
5
4.0
16384
/256
6 or 7
8.0
32768
1. The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an
uncertainty of one RC period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com