![]() |
Electronic Components Datasheet Search |
|
RTL8201CL-VD Datasheet(PDF) 15 Page - Realtek Semiconductor Corp. |
|
|
RTL8201CL-VD Datasheet(HTML) 15 Page - Realtek Semiconductor Corp. |
15 / 39 page ![]() RTL8201CL Datasheet Single-Chip/Port 10/100 Fast Ethernet PHYceiver 9 Track ID: JATR-1076-21 Rev. 1.24 6.2. Register 1 Basic Mode Status Register Table 10. Register 1 Basic Mode Status Register Address Name Description Mode Default 1:15 100Base-T4 1: Enable 100Base-T4 support 0: Suppress 100Base-T4 support RO 0 1:14 100Base_TX_ FD 1: Enable 100Base-TX full duplex support 0: Suppress 100Base-TX full duplex support RO 1 1:13 100BASE_TX_HD 1: Enable 100Base-TX half duplex support 0: Suppress 100Base-TX half duplex support RO 1 1:12 10Base_T_FD 1: Enable 10Base-T full duplex support 0: Suppress 10Base-T full duplex support RO 1 1:11 10_Base_T_HD 1: Enable 10Base-T half duplex support 0: Suppress 10Base-T half duplex support RO 1 1:10~7 Reserved 1:6 MF Preamble Suppression The RTL8201CL will accept management frames with preamble suppressed. A minimum of 32 preamble bits are required for the first SMI read/write transaction after reset. One idle bit is required between any two management transactions as per IEEE 802.3u specifications. RO 1 1:5 Auto Negotiation Complete 1: Auto-negotiation process completed 0: Auto-negotiation process not completed RO 0 1:4 Remote Fault 1: Remote fault condition detected (cleared on read) 0: No remote fault condition detected When in 100Base-FX mode, this bit means an in-band signal Far-End-Fault has been detected. See 0 Far End Fault Indication, page 22. RO 0 1:3 Auto Negotiation 1: Link has not experienced fail state 0: Link experienced fail state RO 1 1:2 Link Status 1: Valid link established 0: No valid link established RO 0 1:1 Jabber Detect 1: Jabber condition detected 0: No jabber condition detected RO 0 1:0 Extended Capability 1: Extended register capability 0: Basic register capability only RO 1 6.3. Register 2 PHY Identifier Register 1 Table 11. Register 2 PHY Identifier Register 1 Address Name Description Mode Default 2:15~0 PHYID1 PHY identifier ID for software recognition of the RTL8201CL RO 0000 6.4. Register 3 PHY Identifier Register 2 Table 12. Register 3 PHY Identifier Register 2 Address Name Description Mode Default 3:15~0 PHYID2 PHY identifier ID for software recognition of the RTL8201CL RO 8201 www.DataSheet4U.net |
Similar Part No. - RTL8201CL-VD |
|
Similar Description - RTL8201CL-VD |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |