ST92F124 datasheet(301/429 Pages) STMICROELECTRONICS

301 / 429 page

301/429

J1850 Byte Level Protocol Decoder (JBLPD)

J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)

10.9.6.3 DMA Management in Reception Mode

The DMA in reception is performed when the

RDRF bit of the STATUS register is set (by hard-

ware). The RDRF bit is reset as soon as the DMA

cycle is finished.

To enable the DMA feature, the RXD_M bit of the

IMR register must be set (by software).

Each DMA request performs the transfer of a sin-

gle byte from the RXDATA register of the peripher-

al toward Register File or Memory Space (Figure

139).

Each DMA transfer consists of three operations

that are performed with minimum use of CPU time:

– A load from the JBLPD data register (RXDATA)

to a location of Register File/Memory addressed

through the DMA Address Register (or Register

pair);

– A post-increment of the DMA Address Register

(or Register pair);

– A post-decrement of the DMA transaction coun-

ter, which contains the number of transactions

that have still to be performed.

Note: When the REOBP pending bit is set (at the

end of the last DMA transfer), the reception DMA

enable bit (RXD_M) is automatically reset by hard-

ware. However, the DMA can be disabled by soft-

ware resetting the RXD_M bit.

Note: The DMA request acknowledge could de-

pend on the priority level stored in the PRLR regis-

ter.

Figure 139. DMA in Reception Mode

JBLPD peripheral

RXDATA

Memory space

Data received

Previous data

Current

Address

Pointer

ST92F124 Datasheet(PDF) 301 Page - STMicroelectronics

ST92F124 Datasheet(HTML) 301 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL