PIC16F690-ISLASHSSSQTP datasheet(213/294 Pages) MICROCHIP

213 / 294 page

DS41262D-page 211

PIC16F631/677/685/687/689/690

FIGURE 14-10:

WAKE-UP FROM SLEEP THROUGH INTERRUPT

14.7

Code Protection

the

code

protection

bit(s)

have

not

been

programmed, the on-chip program memory can be

read out using ICSP™ for verification purposes.

14.8

ID Locations

Four memory locations (2000h-2003h) are designated

as ID locations where the user can store checksum or

other code identification numbers. These locations are

not accessible during normal execution but are

readable and writable during Program/Verify mode.

Only the Least Significant 7 bits of the ID locations are

used.

14.9

In-Circuit Serial Programming

The PIC16F631/677/685/687/689/690 microcontrollers

can be serially programmed while in the end applica-

tion circuit. This is simply done with two lines for clock

and data and three other lines for:

• power

• ground

• programming voltage

This allows customers to manufacture boards with

unprogrammed devices and then program the micro-

controller just before shipping the product. This also

allows the most recent firmware or a custom firmware

to be programmed.

The device is placed into a Program/Verify mode by

holding the RA0/AN0/C1IN+/ICSPDAT/ULPWU and

RA1/AN1/C12IN-/VREF/ICSPCLK pins low, while rais-

ing the MCLR (VPP) pin from VIL to VIHH. See the

“PIC12F6XX/16F6XX Memory Programming Specifi-

cation” (DS41204) for more information. RA0 becomes

the programming data and RA1 becomes the

programming clock. Both RA0 and RA1 are Schmitt

Trigger inputs in this mode.

After Reset, to place the device into Program/Verify

mode, the Program Counter (PC) is at location 00h. A

6-bit command is then supplied to the device.

Depending on the command, 14 bits of program data

are then supplied to or from the device, depending on

whether the command was a load or a read. For

complete details of serial programming, please refer to

the

“PIC12F6XX/16F6XX

Memory

Programming

Specification” (DS41204).

A typical In-Circuit Serial Programming connection is

shown in Figure 14-11.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4

OSC1

CLKOUT(4)

INT pin

INTF flag

(INTCON<1>)

GIE bit

(INTCON<7>)

Instruction Flow

Instruction

Fetched

Instruction

Executed

PC + 1

PC + 2

Inst(PC) = Sleep

Inst(PC – 1)

Inst(PC + 1)

Sleep

Processor in

Sleep

Interrupt Latency(3)

Inst(PC + 2)

Inst(PC + 1)

Inst(0004h)

Inst(0005h)

Inst(0004h)

Dummy Cycle

PC + 2

0004h

0005h

Dummy Cycle

TOST(2)

PC + 2

Note

XT, HS or LP Oscillator mode assumed.

TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RC Oscillator modes.

GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.

CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

Note:

The entire data EEPROM and Flash

program memory will be erased when the

code protection is switched from on to off.

See the “PIC12F6XX/16F6XX Memory

Programming Specification” (DS41204)

for more information.

PIC16F690-I/SSSQTP Datasheet(PDF) 213 Page - Microchip Technology

PIC16F690-I/SSSQTP Datasheet(HTML) 213 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL