Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC16F690-I/SSSQTP Datasheet(PDF) 251 Page - Microchip Technology

Part # PIC16F690-I/SSSQTP
Description  20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PDF  294 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F690-I/SSSQTP Datasheet(HTML) 251 Page - Microchip Technology

Back Button PIC16F690-I/SSSQTP Datasheet HTML 247Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 248Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 249Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 250Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 251Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 252Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 253Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 254Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 255Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 251 / 294 page
background image
© 2007 Microchip Technology Inc.
DS41262D-page 249
PIC16F631/677/685/687/689/690
TABLE 17-12: SPI MODE REQUIREMENTS
FIGURE 17-16:
I2C™ BUS START/STOP BITS TIMING
Param
No.
Symbol
Characteristic
Min
Typ†
Max Units Conditions
70*
TSSL2SCH,
TSSL2SCL
SS
↓ to SCK↓ or SCK↑ input
TCY
——
ns
71*
TSCH
SCK input high time (Slave mode)
TCY + 20
—
—
ns
72*
TSCL
SCK input low time (Slave mode)
TCY + 20
—
—
ns
73*
TDIV2SCH,
TDIV2SCL
Setup time of SDI data input to SCK edge
100
—
—
ns
74*
TSCH2DIL,
TSCL2DIL
Hold time of SDI data input to SCK edge
100
—
—
ns
75*
TDOR
SDO data output rise time
3.0-5.5V
—
10
25
ns
2.0-5.5V
—
25
50
ns
76*
TDOF
SDO data output fall time
—
10
25
ns
77*
TSSH2DOZSS
↑ to SDO output high-impedance
10
—
50
ns
78*
TSCR
SCK output rise time
(Master mode)
3.0-5.5V
—
10
25
ns
2.0-5.5V
—
25
50
ns
79*
TSCF
SCK output fall time (Master mode)
—
10
25
ns
80*
TSCH2DOV,
TSCL2DOV
SDO data output valid after
SCK edge
3.0-5.5V
—
—
50
ns
2.0-5.5V
—
—
145
ns
81*
TDOV2SCH,
TDOV2SCL
SDO data output setup to SCK edge
Tcy
—
—
ns
82*
TSSL2DOV
SDO data output valid after SS
↓ edge
—
—
50
ns
83*
TSCH2SSH,
TSCL2SSH
SS
↑ after SCK edge
1.5TCY + 40
—
—
ns
*
These parameters are characterized but not tested.
† Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note: Refer to Figure 17-3 for load conditions.
91
92
93
SCL
SDA
Start
Condition
Stop
Condition
90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com