Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PIC16F690-I/SSSQTP Datasheet(PDF) 188 Page - Microchip Technology

Part # PIC16F690-I/SSSQTP
Description  20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PDF  294 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F690-I/SSSQTP Datasheet(HTML) 188 Page - Microchip Technology

Back Button PIC16F690-I/SSSQTP Datasheet HTML 184Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 185Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 186Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 187Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 188Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 189Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 190Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 191Page - Microchip Technology PIC16F690-I/SSSQTP Datasheet HTML 192Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 294 page
background image
PIC16F631/677/685/687/689/690
DS41262D-page 186
© 2007 Microchip Technology Inc.
13.12.2
RECEPTION
When the R/W bit of the address byte is clear and an
address match occurs, the R/W bit of the SSPSTAT
register is cleared. The received address is loaded into
the SSPBUF register.
When the address byte overflow condition exists, then
no Acknowledge (ACK) pulse is given. An overflow
condition is defined as either bit BF of the SSPSTAT
register is set, or bit SSPOV of the SSPCON register is
set. This is an error condition due to the user’s firm-
ware.
An SSP interrupt is generated for each data transfer
byte. Flag bit SSPIF of the PIR1 register must be
cleared in software. The SSPSTAT register is used to
determine the status of the byte.
FIGURE 13-8:
I2C™ WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
P
9
8
7
6
5
D0
D1
D2
D3
D4
D5
D6
D7
S
A7 A6 A5 A4 A3 A2 A1
SDA
SCL
1
2
34
56
7
8
9
123
4
56
7
89
12
34
Bus Master
terminates
transfer
Bit SSPOV is set because the SSPBUF register is still full.
Cleared in software
SSPBUF register is read
ACK
Receiving Data
Receiving Data
D0
D1
D2
D3
D4
D5
D6
D7
ACK
R/W = 0
Receiving Address
SSPIF (PIR1<3>)
BF (SSPSTAT<0>)
SSPOV (SSPCON<6>)
ACK
ACK is not sent.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com