ST10F269ZX datasheet(163/184 Pages) STMICROELECTRONICS

Part #	ST10F269ZX

Description	16-BIT MCU WITH MAC UNIT, 128K to 256K BYTE FLASH MEMORY AND 12K BYTE RAM

PDF	184 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

163 / 184 page

ST10F269

163/184

Notes: 1. RW-delay and

A refer to the next following bus cycle.

2. Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address

changes before the end of RD have no impact on read cycles.

3. Partially tested, guaranteed by design characterization.

t48

RdCS, WrCS Low Time

(with RW-delay)

21.25 + tC

–

2TCL - 10 + tC

–ns

t49

RdCS, WrCS Low Time

(no RW-delay)

36.875 + tC

–

3TCL - 10 + tC

–ns

t50

Data valid to WrCS

17.25 + tC

–

2TCL - 14 + tC

–ns

t51

Data hold after RdCS

0–

–

t53

Data float after RdCS

(with RW-delay) 3

–

21.25 + tF

–

2TCL - 10 + tF

t68

Data float after RdCS

(no RW-delay) 3

–0 + tF

–TCL - 10 + tF

t55

Address hold after

RdCS, WrCS

-10 + tF

–

-10 + tF

–ns

t57

Data hold after WrCS

1.625 + tF

–TCL - 14 + tF

–ns

Symbol

Parameter

Maximum CPU Clock =

32MHz

Variable CPU Clock

1/2 TCL = 1 to 32MHz

Unit

Minimum

Maximum

Minimum

Maximum

ST10F269ZX Datasheet(PDF) 163 Page - STMicroelectronics

ST10F269ZX Datasheet(HTML) 163 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL