Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LAN9252V/ML Datasheet(PDF) 112 Page - Microchip Technology

Part # LAN9252V/ML
Description  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252V/ML Datasheet(HTML) 112 Page - Microchip Technology

Back Button LAN9252V/ML Datasheet HTML 108Page - Microchip Technology LAN9252V/ML Datasheet HTML 109Page - Microchip Technology LAN9252V/ML Datasheet HTML 110Page - Microchip Technology LAN9252V/ML Datasheet HTML 111Page - Microchip Technology LAN9252V/ML Datasheet HTML 112Page - Microchip Technology LAN9252V/ML Datasheet HTML 113Page - Microchip Technology LAN9252V/ML Datasheet HTML 114Page - Microchip Technology LAN9252V/ML Datasheet HTML 115Page - Microchip Technology LAN9252V/ML Datasheet HTML 116Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 329 page
background image
LAN9252
DS00001909A-page 112
 2015 Microchip Technology Inc.
10.2.5.2
Quad I/O Read
The SPI Quad I/O Read instruction inputs the instruction code one bit per clock and the address and dummy bytes four
bits per clock and outputs the data four bits per clock. This instruction is supported in SPI bus protocol only with clock
frequencies up to 80 MHz. This instruction is not supported in SQI bus protocol.
The SPI slave interface is selected by first bringing SCS# active. The 8-bit SQIOR instruction, EBh, is input into the
SIO[0] pin, followed by the two address bytes and 4 dummy bytes into the SIO[3:0] pins. The address bytes specify a
BYTE address within the device.
On the falling clock edge following the rising edge of the last dummy nibble, the SIO[3:0] pins are driven starting with
the msn of the LSB of the selected register. The remaining register nibbles are shifted out on subsequent falling clock
edges.
The SCS# input is brought inactive to conclude the cycle. The SIO[3:0] pins are three-stated at this time.
Figure 10-10 illustrates a typical single and multiple register quad I/O read.
FIGURE 10-10:
SPI QUAD I/O READ
SPI Quad I/O Read Single Register
SCK (active high)
SIO0
11
1
1
X
Instruction
1
SIO1
Data
SPI Quad I/O Read Multiple Registers
10
D
5
D
4
D
1
Z
X
SCK (active low)
SCS#
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
2
5
2
6
2
7
2
8
X
X
2
5
2
6
2
7
2
8
D
1
7
1
7
1
8
1
9
2
0
2
1
2
2
2
3
1
7
1
8
1
9
2
0
2
1
2
2
2
3
SCK (active high)
SIO0 X
Instruction
Address
SIO1
d
e
c
A
1
3
...
...
Z
SCK (active low)
SCS#
...
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
X
X
i
n
c
A
1
2
A
1
1
A
1
0
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
1
7
1
8
1
9
2
0
2
1
2
2
2
3
1
7
1
8
1
9
2
0
2
1
2
2
2
3
...
...
...
...
x
x
x
x
x
x
x
x
Dummy
D
2
5
Data 1...
Data m
Data m+1... Data n
...
D
0
D
1
3
D
1
2
D
2
4
D
1
6
D
2
8
D
2
9
X
Data
D
5
D
4
D
1
D
0
D
1
3
D
1
2
D
1
7
D
2
5
D
2
4
D
1
6
D
2
8
D
2
9
Z
X
X
Data 1...
Data m
Data m+1... Data n
SIO2
Z
...
...
Data 1...
Data m
Data m+1... Data n
D
6
D
2
D
1
4
D
1
8
D
2
6
D
3
0
Z
X
SIO3
Z
...
...
Data 1...
Data m
Data m+1... Data n
D
7
D
3
D
1
5
D
1
9
D
2
7
D
3
1
Z
X
D
5
D
4
D
1
D
0
D
1
3
D
1
2
D
6
D
2
D
1
4
D
7
D
3
D
1
5
D
1
7
D
2
5
D
2
4
D
1
6
D
2
8
D
2
9
D
1
8
D
2
6
D
3
0
D
1
9
D
2
7
D
3
1
SIO2
D
6
D
2
D
1
4
D
1
8
D
2
6
D
3
0
SIO3
D
7
D
3
D
1
5
D
1
9
D
2
7
D
3
1
Z
X
Z
X
0
11
1
1
1
10
0
x
x
x
x
x
x
x
x
Dummy
x
x
x
x
x
x
x
x
Dummy
x
x
x
x
x
x
x
x
Dummy
Address
d
e
c
A
1
3
Z
i
n
c
A
1
2
A
1
1
A
1
0
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
Z
Z
x
x
x
x
x
x
x
x
Dummy
x
x
x
x
x
x
x
x
Dummy
x
x
x
x
x
x
x
x
Dummy
x
x
x
x
x
x
x
x
Dummy
2
4
2
4
D
9
D
8
D
2
1
D
2
0
D
1
0
D
2
2
D
1
1
D
2
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com