Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STM32F429NET6 Datasheet(PDF) 141 Page - STMicroelectronics

Part # STM32F429NET6
Description  ARM Cortex-M4 32b MCUFPU, 225DMIPS, up to 2MB Flash/2564KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera & LCD-TFT
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F429NET6 Datasheet(HTML) 141 Page - STMicroelectronics

Back Button STM32F429NET6 Datasheet HTML 137Page - STMicroelectronics STM32F429NET6 Datasheet HTML 138Page - STMicroelectronics STM32F429NET6 Datasheet HTML 139Page - STMicroelectronics STM32F429NET6 Datasheet HTML 140Page - STMicroelectronics STM32F429NET6 Datasheet HTML 141Page - STMicroelectronics STM32F429NET6 Datasheet HTML 142Page - STMicroelectronics STM32F429NET6 Datasheet HTML 143Page - STMicroelectronics STM32F429NET6 Datasheet HTML 144Page - STMicroelectronics STM32F429NET6 Datasheet HTML 145Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 231 page
background image
DocID024030 Rev 6
141/231
STM32F427xx STM32F429xx
Electrical characteristics
192
Figure 38. SPI timing diagram - slave mode and CPHA = 0
tv(SO)
th(SO)
Data output valid/hold
time
Slave mode (after enable edge),
SPI1/4/5/6 and 2.7V ≤ VDD ≤ 3.6V
-11
13
ns
Slave mode (after enable edge),
SPI2/3, 2.7 V≤VDD≤3.6 V
-14
15
Slave mode (after enable edge),
SPI1/4/5/6, 1.7 V≤VDD≤3.6 V
-15.5
19
Slave mode (after enable edge),
SPI2/3, 1.7 V≤VDD≤3.6 V
-
15.5
17.5
tv(MO)
Data output valid time
Master mode (after enable edge),
SPI1/4/5/6, 2.7 V≤VDD≤3.6 V
--
2.5
Master mode (after enable edge),
SPI1/2/3/4/5/6, 1.7 V≤VDD≤3.6 V
--
4.5
th(MO)
Data output hold time
Master mode (after enable edge)
0
-
-
1. Guaranteed by characterization results.
2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or
high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master
having tsu(MI) = 0 while Duty(SCK) = 50%
Table 62. SPI dynamic characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com