Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32F427AI Datasheet(PDF) 147 Page - STMicroelectronics

Part # STM32F427AI
Description  32b Arm® Cortex®-M4 MCUFPU, 225DMIPS, up to 2MB Flash/2564KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 com. interfaces, camera & LCD-TFT
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F427AI Datasheet(HTML) 147 Page - STMicroelectronics

Back Button STM32F427AI Datasheet HTML 143Page - STMicroelectronics STM32F427AI Datasheet HTML 144Page - STMicroelectronics STM32F427AI Datasheet HTML 145Page - STMicroelectronics STM32F427AI Datasheet HTML 146Page - STMicroelectronics STM32F427AI Datasheet HTML 147Page - STMicroelectronics STM32F427AI Datasheet HTML 148Page - STMicroelectronics STM32F427AI Datasheet HTML 149Page - STMicroelectronics STM32F427AI Datasheet HTML 150Page - STMicroelectronics STM32F427AI Datasheet HTML 151Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 240 page
background image
DS9405 Rev 12
147/240
STM32F427xx STM32F429xx
Electrical characteristics
197
Note:
Refer to the I2S section of the RM0090 reference manual for more details on the sampling
frequency (FS).
fMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these
parameters might be slightly impacted by the source clock precision. DCK depends mainly
on the value of ODD bit. The digital contribution leads to a minimum value of
(I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). FS
maximum value is supported for each mode/condition.
tv(WS)
WS valid time
Master mode
0
6
ns
th(WS)
WS hold time
Master mode
0
-
tsu(WS)
WS setup time
Slave mode
1
-
th(WS)
WS hold time
Slave mode
0
-
tsu(SD_MR)
Data input setup time
Master receiver
7.5
-
tsu(SD_SR)
Slave receiver
2
-
th(SD_MR)
Data input hold time
Master receiver
0
-
th(SD_SR)
Slave receiver
0
-
tv(SD_ST)
th(SD_ST)
Data output valid time
Slave transmitter (after enable edge)
-
27
tv(SD_MT)
Master transmitter (after enable edge)
-
20
th(SD_MT)
Data output hold time
Master transmitter (after enable edge)
2.5
-
1. Evaluated by characterization.
2. The maximum value of 256xFs is 45 MHz (APB1 maximum frequency).
Table 64. I2S dynamic characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com