 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32F427AI Datasheet(PDF) 153 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F427AI Datasheet(HTML) 153 Page - STMicroelectronics |
|
|
153 / 240 page  DS9405 Rev 12 153/240 STM32F427xx STM32F429xx Electrical characteristics 197 Figure 46. ULPI timing diagram Table 70. USB HS clock timing parameters(1) 1. Specified by design. Symbol Parameter Min Typ Max Unit fHCLK value to guarantee proper operation of USB HS interface 30 - - MHz FSTART_8BIT Frequency (first transition) 8-bit ±10% 54 60 66 MHz FSTEADY Frequency (steady state) ±500 ppm 59.97 60 60.03 MHz DSTART_8BIT Duty cycle (first transition) 8-bit ±10% 40 50 60 % DSTEADY Duty cycle (steady state) ±500 ppm 49.975 50 50.025 % tSTEADY Time to reach the steady state frequency and duty cycle after the first transition -- 1.4 ms tSTART_DEV Clock startup time after the de-assertion of SuspendM Peripheral - - 5.6 ms tSTART_HOST Host - - - tPREP PHY preparation time after the first transition of the input clock -- - µs Clock Control In (ULPI_DIR, ULPI_NXT) data In (8-bit) Control out (ULPI_STP) data out (8-bit) tDD tDC tHD tSD tHC tSC ai17361c tDC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
