MDT2010(JG)

This specification are subject to be changed without notice. Any latest information

please preview http;//www.mdtic.com.tw

P. 13

2006/4

VER1.1

12. Block Diagram

Stack Two Levels

Program Counters

Oscillator Circuit

Power on Reset

Power Down Reset

8-bit Timer/Counter

EPROM

1024×14 (MDT2010)

Instruction

Register

Instruction

Decoder

Working Register

ALU

Prescale

RAM

25×8

Special Register

Control Circuit

Status Register

WDT/OST

Timer

Port A

Port B

OSC1

OSC2

MCLR

Data 8-bit

RTCC

9 or10 bits

9 or 10 bits

14 bits

Port

PA0~PA3

4 bits

Port

PB0~PB7

8 bits

D0~D7