Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H838532H Datasheet(PDF) 166 Page - Renesas Technology Corp

Part # H838532H
Description  16-Bit Single-Chip Microcomputer H8 Family / H8/300H Super Low Power Series
PDF  508 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838532H Datasheet(HTML) 166 Page - Renesas Technology Corp

Back Button H838532H Datasheet HTML 162Page - Renesas Technology Corp H838532H Datasheet HTML 163Page - Renesas Technology Corp H838532H Datasheet HTML 164Page - Renesas Technology Corp H838532H Datasheet HTML 165Page - Renesas Technology Corp H838532H Datasheet HTML 166Page - Renesas Technology Corp H838532H Datasheet HTML 167Page - Renesas Technology Corp H838532H Datasheet HTML 168Page - Renesas Technology Corp H838532H Datasheet HTML 169Page - Renesas Technology Corp H838532H Datasheet HTML 170Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 508 page
background image
Section 6 ROM
Rev. 1.00 May 30, 2008 Page 146 of 484
REJ09B0436-0100
6.7.3
Memory Read Mode
1. After completion of auto-program/auto-erase/status read operations, a transition is made to the
command wait state. When reading memory contents, a transition to memory read mode must
first be made with a command write, after which the memory contents are read. Once memory
read mode has been entered, consecutive reads can be performed.
2. In memory read mode, command writes can be performed in the same way as in the command
wait state.
3. After powering on, memory read mode is entered.
4. Tables 6.10 to 6.12 show the AC characteristics.
Table 6.10
AC Characteristics in Transition to Memory Read Mode
Conditions: V
CC = 3.3 V ±0.3 V, VSS = 0 V, Ta = 25°C ±5°C
Item
Symbol
Min
Max
Unit
Notes
Command write cycle
t
nxtc
20
—
µs
Figure 6.7
CE hold time
t
ceh
0
—
ns
CE setup time
t
ces
0
—
ns
Data hold time
t
dh
50
—
ns
Data setup time
t
ds
50
—
ns
Write pulse width
t
wep
70
—
ns
WE rise time
t
r
—
30
ns
WE fall time
t
f
—
30
ns
CE
OE
CE
A15
−A0
OE
WE
I/O7
−I/O0
Note: Data is latched on the rising edge of
WE.
tceh
twep
tf
tr
tces
tnxtc
Address stable
tds
tdh
Command write
Memory read mode
Figure 6.7 Timing Waveforms for Memory Read after Memory Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com