HD6433635SW datasheet(196/418 Pages) RENESAS

196 / 418 page

182

8-Bit Timer Mode

• TCFH and OCRFH

The output at pin TMOFH toggles when there is a compare match. If the compare match signal

occurs at the same time as new data is written in TCRF by a MOV instruction, however, the

new value written in bit TOLH will be output at pin TMOFH.

If an OCRFH write occurs at the same time as a compare match signal, the compare match

signal is inhibited. If a compare match occurs between the written data and the counter value,

however, a compare match signal will be generated at that point. The compare match signal is

output in synchronization with the TCFH clock.

If a TCFH write occurs at the same time as an overflow signal, the overflow signal is not

output.

• TCFL and OCRFL

The output at pin TMOFL toggles when there is a compare match. If the compare match signal

occurs at the same time as new data is written in TCRF by a MOV instruction, however, the

new value written in bit TOLL will be output at pin TMOFL.

If an OCRFL write occurs at the same time as a compare match signal, the compare match

signal is inhibited. If a compare match occurs between the written data and the counter value,

however, a compare match signal will be generated at that point. The compare match signal is

output in synchronization with the TCFL clock, so if this clock is stopped no compare match

signal will be generated, even if a compare match occurs.

If a TCFL write occurs at the same time as an overflow signal, the overflow signal is not

output.

HD6433635SW Datasheet(PDF) 196 Page - Renesas Technology Corp