Electronic Components Datasheet Search |
|
LTC2050CS8 Datasheet(PDF) 10 Page - Linear Technology |
|
LTC2050CS8 Datasheet(HTML) 10 Page - Linear Technology |
10 / 16 page LTC2050/LTC2050HV 10 2050fb multiplied by the closed loop gain of the op amp. To reduce this form of clock feedthrough, use smaller valued gain setting resistors and minimize the source resistance at the input. If the resistance seen at the inputs is less than 10k, this form of clock feedthrough is less than 1μVRMS input referred at 7.5kHz, or less than the amount of residue clock feedthrough from the first form described above. Placing a capacitor across the feedback resistor reduces either form of clock feedthrough by limiting the bandwidth of the closed loop gain. Input bias current is defined as the DC current into the input pins of the op amp. The same current spikes that cause the second form of clock feedthrough described above, when averaged, dominate the DC input bias current of the op amp below 70°C. At temperatures above 70°C, the leakage of the ESD protection diodes on the inputs increases the input bias currents of both inputs in the positive direction, while the current caused by the charge injection stays rela- tively constant. At elevated temperatures (above 85°C) the leakage current begins to dominate and both the negative and positive pin’s input bias currents are in the positive direction (into the pins). Input Pins, ESD Sensitivity ESD voltages above 700V on the input pins of the op amp will cause the input bias currents to increase (more DC current into the pins). At these voltages, it is possible to damage the device to a point where the input bias current exceeds the maximums specified in this data sheet. Shutdown The LTC2050 includes a shutdown pin in the 6-lead SOT-23 and the SO-8 version. When this active low pin is high or allowed to float, the device operates normally. When the shutdown pin is pulled low, the device enters shutdown mode; supply current drops to 3μA, all clocking stops, and both inputs and output assume a high impedance state. Clock Feedthrough, Input Bias Current The LTC2050 uses auto-zeroing circuitry to achieve an almost zero DC offset over temperature, common mode voltage, and power supply voltage. The frequency of the clock used for auto-zeroing is typically 7.5kHz. The term clock feedthrough is broadly used to indicate visibility of this clock frequency in the op amp output spectrum. There are typically two types of clock feedthrough in auto zeroed op amps like the LTC2050. The first form of clock feedthrough is caused by the settling of the internal sampling capacitor and is input referred; that is, it is multiplied by the closed loop gain of the op amp. This form of clock feedthrough is independent of the magnitude of the input source resistance or the magnitude of the gain setting resistors. The LTC2050 has a residue clock feedthrough of less then 1μVRMS input referred at 7.5kHz. The second form of clock feedthrough is caused by the small amount of charge injection occurring during the sampling and holding of the op amp’s input offset voltage. The current spikes are multiplied by the impedance seen at the input terminals of the op amp, appearing at the output APPLICATIONS INFORMATION |
Similar Part No. - LTC2050CS8 |
|
Similar Description - LTC2050CS8 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |