Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATtiny43U Datasheet(PDF) 120 Page - ATMEL Corporation

Part # ATtiny43U
Description  8-bit Microcontroller with 4K Bytes In-System Programmable Flash and Boost Converter
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny43U Datasheet(HTML) 120 Page - ATMEL Corporation

Back Button ATtiny43U Datasheet HTML 116Page - ATMEL Corporation ATtiny43U Datasheet HTML 117Page - ATMEL Corporation ATtiny43U Datasheet HTML 118Page - ATMEL Corporation ATtiny43U Datasheet HTML 119Page - ATMEL Corporation ATtiny43U Datasheet HTML 120Page - ATMEL Corporation ATtiny43U Datasheet HTML 121Page - ATMEL Corporation ATtiny43U Datasheet HTML 122Page - ATMEL Corporation ATtiny43U Datasheet HTML 123Page - ATMEL Corporation ATtiny43U Datasheet HTML 124Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 182 page
background image
120
8048B–AVR–03/09
ATtiny43U
Figure 16-7. ADC Timing Diagram, Free Running Conversion
For a summary of conversion times, see Table 16-1.
16.6
Changing Channel or Reference Selection
The MUX[2:0] and REFS bits in the ADMUX Register are single buffered through a temporary
register to which the CPU has random access. This ensures that the channels and reference
selection only takes place at a safe point during the conversion. The channel and reference
selection is continuously updated until a conversion is started. Once the conversion starts, the
channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Con-
tinuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in
ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after
ADSC is written. The user is thus advised not to write new channel or reference selection values
to ADMUX until one ADC clock cycle after ADSC is written.
If Auto Triggering is used, the exact time of the triggering event can be indeterministic. Special
care must be taken when updating the ADMUX Register, in order to control which conversion
will be affected by the new settings.
Table 16-1.
ADC Conversion Time
Condition
Sample & Hold (Cycles from
Start of Conversion)
Conversion Time (Cycles)
First conversion
13.5
25
Normal conversions
1.5
13
Auto Triggered conversions
2
13.5
Free Running conversion
2.5
14
11
12
13
Sign and MSB of Result
LSB of Result
ADC Clock
ADSC
ADIF
ADCH
ADCL
Cycle Number
12
One Conversion
Next Conversion
34
Conversion
Complete
Sample & Hold
MUX and REFS
Update



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com