| Electronic Components Datasheet Search |
|
HT68F20 Datasheet(PDF) 133 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT68F20 Datasheet(HTML) 133 Page - Holtek Semiconductor Inc |
|
133 / 210 page ![]() HT68F20/HT68F30/HT68F40/HT68F50/HT68F60 Rev. 1.00 133 November 3, 2009 S C K ( C K P O L B = 1 ) S C K ( C K P O L B = 0 ) S D O S C S S D I D a t a C a p t u r e D 7 / D 0 D 6 / D 1 D 5 / D 2 D 4 / D 3 D 3 / D 4 D 2 / D 5 D 1 / D 6 D 0 / D 7 W r i t e t o S I M D ( S D O d o e s n o t c h a n g e u n t i l f i r s t S C K e d g e ) SPI Slave Mode Timing - CKEG=0 SPI Communication After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin si- multaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an SCS signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the ap- propriate moment relative to the SCS signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the rela- tionship between the slave data and SCS signal for vari- ous configurations of the CKPOLB and CKEG bits. The SPI will continue to function even in the IDLE Mode. S C K ( C K P O L B = 1 , C K E G = 0 ) S I M E N , C S E N = 1 S I M E N = 1 , C S E N = 0 ( E x t e r n a l P u l l - H i g h ) S C K ( C K P O L B = 0 , C K E G = 0 ) S C K ( C K P O L B = 1 , C K E G = 1 ) S C K ( C K P O L B = 0 , C K E G = 1 ) S D O ( C K E G = 0 ) S D O ( C K E G = 1 ) S C S S D I D a t a C a p t u r e D 7 / D 0 D 6 / D 1 D 5 / D 2 D 4 / D 3 D 3 / D 4 D 2 / D 5 D 1 / D 6 D 0 / D 7 D 7 / D 0 D 6 / D 1 D 5 / D 2 D 4 / D 3 D 3 / D 4 D 2 / D 5 D 1 / D 6 D 0 / D 7 W r i t e t o S I M D SPI Master Mode Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |