Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PC312XDP512F0CFVR Datasheet(PDF) 546 Page - Freescale Semiconductor, Inc

Part # PC312XDP512F0CFVR
Description  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 546 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CFVR Datasheet HTML 542Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 543Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 544Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 545Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 546Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 547Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 548Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 549Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 550Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 546 / 1348 page
background image
Chapter 13 Periodic Interrupt Timer (S12PIT24B4CV1)
MC9S12XDP512 Data Sheet, Rev. 2.21
546
Freescale Semiconductor
13.3.0.2
PIT Force Load Timer Register (PITFLT)
Read: Anytime
Write: Anytime; writes to the reserved bits have no effect
13.3.0.3
PIT Channel Enable Register (PITCE)
Read: Anytime
Write: Anytime; writes to the reserved bits have no effect
76543210
R
00000000
W
PFLT3
PFLT2
PFLT1
PFLT0
Reset
00000000
= Unimplemented or Reserved
Figure 13-4. PIT Force Load Timer Register (PITFLT)
Table 13-2. PITFLT Field Descriptions
Field
Description
3:0
PFLT[3:0]
PIT Force Load Bits for Timer 3-0 — These bits have only an effect if the corresponding timer channel (PCE
set) is enabled and if the PIT module is enabled (PITE set). Writing a one into a PFLT bit loads the corresponding
16-bit timer load register into the 16-bit timer down-counter. Writing a zero has no effect. Reading these bits will
always return zero.
76543210
R
0000
PCE3
PCE2
PCE1
PCE0
W
Reset
00000000
= Unimplemented or Reserved
Figure 13-5. PIT Channel Enable Register (PITCE)
Table 13-3. PITCE Field Descriptions
Field
Description
3:0
PCE[3:0]
PIT Enable Bits for Timer Channel 3:0 — These bits enable the PIT channels 3-0. If PCE is cleared, the PIT
channel is disabled and the corresponding flag bit in the PITTF register is cleared. When PCE is set, and if the
PIT module is enabled (PITE = 1) the 16-bit timer counter is loaded with the start count value and starts
down-counting.
0 The corresponding PIT channel is disabled.
1 The corresponding PIT channel is enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com