PC312XDP512F0CFVR datasheet(560/1348 Pages) FREESCALE

560 / 1348 page

Chapter 14 Voltage Regulator (S12VREG3V3V5)

MC9S12XDP512 Data Sheet, Rev. 2.21

560

Freescale Semiconductor

14.3.2.3

Autonomous Periodical Interrupt Control Register (VREGAPICL)

The VREGAPICL register allows the conﬁguration of the VREG_3V3 autonomous periodical interrupt

features.

76543210

APICLK

0000

APIFE

APIE

APIF

Reset

00000000

= Unimplemented or Reserved

Figure 14-4. Autonomous Periodical Interrupt Control Register (VREGAPICL)

Table 14-4. VREGAPICL Field Descriptions

Field

Description

APICLK

Autonomous Periodical Interrupt Clock Select Bit — Selects the clock source for the API. Writable only if

APIFE = 0; APICLK cannot be changed if APIFE is set by the same write operation.

0 Autonomous periodical interrupt clock used as source.

1 Bus clock used as source.

APIFE

Autonomous Periodical Interrupt Feature Enable Bit — Enables the API feature and starts the API timer

when set.

0 Autonomous periodical interrupt is disabled.

1 Autonomous periodical interrupt is enabled and timer starts running.

APIE

Autonomous Periodical Interrupt Enable Bit

0 API interrupt request is disabled.

1 API interrupt will be requested whenever APIF is set.

APIF

Autonomous Periodical Interrupt Flag — APIF is set to 1 when the in the API conﬁgured time has elapsed.

This ﬂag can only be cleared by writing a 1 to it. Clearing of the ﬂag has precedence over setting.

Writing a 0 has no effect. If enabled (APIE = 1), APIF causes an interrupt request.

0 API timeout has not yet occurred.

1 API timeout has occurred.

PC312XDP512F0CFVR Datasheet(PDF) 560 Page - Freescale Semiconductor, Inc