PC312XDP512F0CFVR datasheet(585/1348 Pages) FREESCALE

585 / 1348 page

Chapter 15 Background Debug Module (S12XBDMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

585

Figure 15-8. BDM Host-to-Target Serial Bit Timing

The receive cases are more complicated. Figure 15-9 shows the host receiving a logic 1 from the target

system. Since the host is asynchronous to the target, there is up to one clock-cycle delay from the

host-generated falling edge on BKGD to the perceived start of the bit time in the target. The host holds the

BKGD pin low long enough for the target to recognize it (at least two target clock cycles). The host must

release the low drive before the target drives a brief high speedup pulse seven target clock cycles after the

perceived start of the bit time. The host should sample the bit level about 10 target clock cycles after it

started the bit time.

Figure 15-9. BDM Target-to-Host Serial Bit Timing (Logic 1)

Target Senses Bit

10 Cycles

Synchronization

Uncertainty

BDM Clock

(Target MCU)

Host

Transmit 1

Host

Transmit 0

Perceived

Start of Bit Time

Earliest

Start of

Next Bit

High-Impedance

Earliest

Start of

Next Bit

R-C Rise

10 Cycles

Host Samples

BKGD Pin

Perceived

Start of Bit Time

BKGD Pin

BDM Clock

(Target MCU)

Host

Drive to

BKGD Pin

Target System

Speedup

Pulse

High-Impedance

PC312XDP512F0CFVR Datasheet(PDF) 585 Page - Freescale Semiconductor, Inc

PC312XDP512F0CFVR Datasheet(HTML) 585 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL