910GL datasheet(106/426 Pages) INTEL

106 / 426 page

MCHBAR Registers

106

Datasheet

5.1.11

C1DRB0—Channel B DRAM Rank Boundary Address 0

MMIO Range:

MCHBAR

Address Offset:

180h

Default Value:

00h

Access:

R/W

Size:

8 bits

The operation of this register is detailed in the description for register C0DRB0.

5.1.12

C1DRB1—Channel B DRAM Rank Boundary Address 1

MMIO Range:

MCHBAR

Address Offset:

181h

Default Value:

00h

Access:

R/W

Size:

8 bits

The operation of this register is detailed in the description for register C0DRB0.

5.1.13

C1DRB2—Channel B DRAM Rank Boundary Address 2

MMIO Range:

MCHBAR

Address Offset:

182h

Default Value:

00h

Access:

R/W

Size:

8 bits

The operation of this register is detailed in the description for register C0DRB0.

5.1.14

C1DRB3—Channel B DRAM Rank Boundary Address 3

MMIO Range:

MCHBAR

Address Offset:

183h

Default Value:

00h

Access:

R/W

Size:

8 bits

The operation of this register is detailed in the description for register C0DRB0.

5.1.15

C1DRA0—Channel B DRAM Rank 0,1 Attribute

MMIO Range:

MCHBAR

Address Offset:

188h

Default Value:

00h

Access:

R/W

Size:

8 bits

The operation of this register is detailed in the description for register C0DRA0.

910GL Datasheet(PDF) 106 Page - Intel Corporation

910GL Datasheet(HTML) 106 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL