Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

MPC5673F Datasheet(PDF) 118 Page - Freescale Semiconductor, Inc

Part # MPC5673F
Description  MPC5674F Microcontroller Data Sheet
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5673F Datasheet(HTML) 118 Page - Freescale Semiconductor, Inc

Back Button MPC5673F Datasheet HTML 114Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 115Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 116Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 117Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 118Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 119Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 120Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 121Page - Freescale Semiconductor, Inc MPC5673F Datasheet HTML 122Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 132 page
background image
213 WKPCFG_NMI_
GPIO213
P
WKPCFG
Weak pull configuration input
I
MH
VDDEH1
WKPCFG/Up
Input/Up
—
N3
M5
A1
NMI
Critical interrupt to core10
I
A2
——
—
G
GPIO213
GPIO
I
208 PLLCFG0_IRQ4_
GPIO208
P
PLLCFG0
FMPLL mode configuration input
I
MH
VDDEH1
PLLCFG/Up
Input/Up
M3
R3
M3
A1
IRQ4
External interrupt request
I
A2
——
—
G
GPIO208
GPIO
I/O
209 PLLCFG1_IRQ5_
GPIO209
P
PLLCFG1
FMPLL mode configuration input
I
MH
VDDEH1
PLLCFG/Up
Input/Up
(for Rev2 of the
device: —/Up)
L2
P2
L1
A1
IRQ5
External interrupt request
I
A2
SOUTD
DSPI D data output
O
G
GPIO209
GPIO
I/O
—
PLLCFG2
P
PLLCFG2
FMPLL mode configuration input
I
MH
VDDEH1
PLLCFG/
Down
PLLCFG/
Down
L3
P3
L2
—XTAL
P
XTAL
Crystal oscillator output
O
AE
VDD33
XTAL
XTAL
W22
AC26
AC26
—EXTAL
P
EXTAL
Crystal oscillator input
I
AE
VDD33
EXTAL
EXTAL
V22
AB26
AB26
229 D_CLKOUT
P
D_CLKOUT
EBI system clock output
O
F
VDDE9
CLKOUT/
Enabled
CLKOUT/
Enabled
——
AF12
214 ENGCLK
P
ENGCLK
EBI engineering clock output
Note: EXTCLK (External clock input)
selected through SIU register)
OF
VDDE2
ENGCLK/
Enabled
ENGCLK/
Enabled
AA1
AD1
AD1
JTAG and Nexus
(see footnote11 about resets)
—EVTI
–12
EVTI
Nexus event in
I
F
VDDE2
—/Up
EVTI/Up
N4
T4
V1
227 EVTO
(the BAM uses this pin to
select if auto baud rate is on or
off)
–12
EVTO
Nexus event out
O
F
VDDE2
ABS/Up
EVTO/HI
P1
U1
V2
219 MCKO
–12
MCKO
Nexus message clock out
O
F
VDDE2
O/Low
Disabled13
N2
T2
U4
Table 43. Signal Properties and Muxing Summary (continued)
Signal Name2
Function4
Function Summary
State during
RESET7
State
after RESET8
Package Location



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com