Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC5673K Datasheet(PDF) 107 Page - Freescale Semiconductor, Inc

Part # MPC5673K
Description  Microcontroller is a 32-bit embedded controller designed for advanced
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5673K Datasheet(HTML) 107 Page - Freescale Semiconductor, Inc

Back Button MPC5673K Datasheet HTML 103Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC5673K Datasheet HTML 111Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 140 page
background image
Electrical characteristics
MPC5675K Microcontroller Data Sheet, Rev. 4
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
107
3.21.4
Reset sequence—start condition
The impact of the voltage thresholds on the starting point of the internal reset sequence are becoming
important if the voltage rails / signals ramp up with a very slow slew rate compared to the overall reset
sequence duration.
3.21.4.1
Internal VREG mode
Figure 26 shows the voltage threshold that determines the start of the Destructive Reset Sequence, BIST
enabled and the start for the Destructive Reset Sequence, BIST disabled. The last voltage rail crossing the
levels shown in Figure 26 determines the start of the reset times specified in Table 58.
Figure 26. Reset sequence start in internal VREG mode
3.21.4.2
External VREG mode
Figure 27 and Figure 28 show the voltage thresholds that determine the start of the Destructive Reset
Sequence, BIST enabled and the start for the Destructive Reset Sequence, BIST disabled.
NOTE
RESET_SUP must not be released unless VDD_LV_xxx is within its valid
range of operation.
7 If RESET is configured for long reset (default) and if BIST is disabled via device configuration data stored in the
shadow sector of the NVM.
8 If RESET is configured for short reset.
9 Internal reset sequence can only be observed by state of RESET if bidirectional RESET functionality is enabled for the functional
reset source which triggered the reset sequence.
Table 60. Voltage thresholds
Variable name
Value
Vmin
LvdReg – 3.5%
Vmax
LvdReg + 3.5%
Supply Rail
VDD_HV_PMU
VDD_HV_IO
VDD_HV_FLASH
VDD_HV_ADV
Vmax
Supply Rail
Vmin
V
t
TReset, min starts here
TReset, max starts here



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com