![]() |
Electronic Components Datasheet Search |
|
FT10001 Datasheet(PDF) 5 Page - Fairchild Semiconductor |
|
|
FT10001 Datasheet(HTML) 5 Page - Fairchild Semiconductor |
5 / 11 page ![]() © 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FT10001 • Rev 1.0.1 5 Functional Description Default operation time N is 10s. If the DSR pin is pulled HIGH prior to VCC ramp, the FT10001 enters Test Mode and the reset output, /RST1, is immediately pulled LOW for factory testing. The DSR pin MUST be forced to GND during normal operation. The DSR pin should never be driven HIGH or left to FLOAT during normal operation. The DSR PIN state should never be changed during device operation; it must be biased prior to supplying the VCC supply. If there is a need to use the DSR=VCC Test Mode, the /SR0 must be HIGH when the DSR pin is moved from LOW to HIGH to enter Zero- Second Factory-Test Mode. To return to the standard 10-second reset time, the same procedure must be followed with DSR=GND. The DSR pin should never be allowed to change state while the /SR0 pin is LOW. Operation Modes A low input signal on /SR0 starts the oscillator. There are two scenarios for counting: short duration and long duration. In the short-duration scenario, output /RST1 is not affected. In the long-duration scenario, the output /RST1 goes LOW after /SR0 has been held LOW for 10s. The /RST1 output returns to its original HIGH state 530ms after time tREC has expired, regardless of the state of /SR0. The /RST1 output is an open-drain driver. When the count time exceeds time 10s, the /RST1 output pulls LOW. Short Duration (tW < 10s) When the /SR0 input goes LOW, the internal timer starts counting. If the /SR0 input goes HIGH before 10s has elapsed, the timer stops counting and resets and no changes occur on the outputs. Long Duration (tW > 10s) When the /SR0 input goes LOW, the internal timer starts counting. If the /SR0 input stays LOW for at least 10s, the RST output is enabled and pulled LOW. The output RST is held LOW for tREC, 530ms, as soon as the reset time of 10s is met, regardless of the state of the /SR0 pin. When the /SR0 input has returned HIGH and tREC has expired, the internal timer resets and awaits the next RESET event. Zero-Second Test Mode /RST1 goes LOW immediately after /SR0 goes LOW. N=7.5s tREC=530ms tREC=530ms Short-Duration, Normal Operation /RST1 never goes LOW because /SR0 LOW duration does not meet requirement: Reset Time N=10s Long-Duration, Normal Operation /RST1 goes LOW because /SR0 LOW duration exceeds requirement: Reset Time N=10s Zero-Second Factory-Test Mode /RST1 goes LOW immediately after /SR0 goes LOW /SR0 RST1 /SR0 RST1 /SR0 RST1 Figure 3. Reset Timing Waveforms |
Similar Part No. - FT10001 |
|
Similar Description - FT10001 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |