 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32F405XX Datasheet(PDF) 78 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F405XX Datasheet(HTML) 78 Page - STMicroelectronics |
|
|
78 / 185 page  Electrical characteristics STM32F405xx, STM32F407xx 78/185 DocID022152 Rev 4 V12 Regulator ON: 1.2 V internal voltage on VCAP_1/VCAP_2 pins VOS bit in PWR_CR register = 0(1) Max frequency 144MHz 1.08 1.14 1.20 V VOS bit in PWR_CR register= 1 Max frequency 168MHz 1.20 1.26 1.32 V Regulator OFF: 1.2 V external voltage must be supplied from external regulator on VCAP_1/VCAP_2 pins Max frequency 144MHz 1.10 1.14 1.20 V Max frequency 168MHz 1.20 1.26 1.30 V VIN Input voltage on RST and FT pins(6) 2V ≤ VDD ≤ 3.6 V –0.3 - 5.5 V VDD ≤ 2 V –0.3 - 5.2 Input voltage on TTa pins –0.3 - VDDA+ 0.3 Input voltage on B pin - 5.5 PD Power dissipation at TA = 85 °C for suffix 6 or TA = 105 °C for suffix 7(7) LQFP64 - 435 mW LQFP100 - 465 LQFP144 - 500 LQFP176 - 526 UFBGA176 - 513 WLCSP90 - 543 TA Ambient temperature for 6 suffix version Maximum power dissipation –40 85 °C Low power dissipation(8) –40 105 Ambient temperature for 7 suffix version Maximum power dissipation –40 105 °C Low power dissipation(8) –40 125 TJ Junction temperature range 6 suffix version –40 105 °C 7 suffix version –40 125 1. The average expected gain in power consumption when VOS = 0 compared to VOS = 1 is around 10% for the whole temperature range, when the system clock frequency is between 30 and 144 MHz. 2. VDD/VDDA minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section : Internal reset OFF). 3. When the ADC is used, refer to Table 67: ADC characteristics. 4. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V. 5. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA can be tolerated during power-up and power-down operation. 6. To sustain a voltage higher than VDD+0.3, the internal pull-up and pull-down resistors must be disabled. 7. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax. 8. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax. Table 14. General operating conditions (continued) Symbol Parameter Conditions Min Typ Max Unit |
Similar Part No. - STM32F405XX_13 |
|
Similar Description - STM32F405XX_13 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
