 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EP1SGX40CF1020I6ES Datasheet(PDF) 4 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP1SGX40CF1020I6ES Datasheet(HTML) 4 Page - Altera Corporation |
|
|
4 / 272 page  1–2 Altera Corporation Stratix GX Device Handbook, Volume 1 February 2005 Features ● Pattern detector and word aligner supports programmable patterns ● 8B/10B encoder/decoder performs 8- to 10-bit encoding and 10- to 8-bit decoding ● Rate matcher compliant with IEEE 802.3-2002 for GigE mode and with IEEE 802-3ae for XAUI mode ● Channel bonding compliant with IEEE 802.3ae (for XAUI mode only) ● Device can bypass some transceiver block features if necessary ■ FPGA features are as follows: ● 10,570 to 41,250 logic elements (LEs); see Table 1–1 ● Up to 3,423,744 RAM bits (427,968 bytes) available without reducing logic resources ● TriMatrix™ memory consisting of three RAM block sizes to implement true dual-port memory and first-in-out (FIFO) buffers ● Up to 16 global clock networks with up to 22 regional clock networks per device region ● High-speed DSP blocks provide dedicated implementation of multipliers (faster than 300 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters ● Up to eight general usage phase-locked loops (four enhanced PLLs and four fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting ● Support for numerous single-ended and differential I/O standards ● High-speed source-synchronous differential I/O support on up to 45 channels for 1-Gbps performance ● Support for source-synchronous bus standards, including 10-Gigabit Ethernet XSBI, Parallel RapidIO, UTOPIA IV, Network Packet Streaming Interface (NPSI), HyperTransportTM technology, SPI-4 Phase 2 (POS-PHY Level 4), and SFI-4 ● Support for high-speed external memory, including zero bus turnaround (ZBT) SRAM, quad data rate (QDR and QDRII) SRAM, double data rate (DDR) SDRAM, DDR fast cycle RAM (FCRAM), and single data rate (SDR) SDRAM ● Support for multiple intellectual property megafunctions from Altera® MegaCore® functions and Altera Megafunction Partners Program (AMPPSM) megafunctions ● Support for remote configuration updates ● Dynamic phase alignment on LVDS receiver channels |
Similar Part No. - EP1SGX40CF1020I6ES |
|
Similar Description - EP1SGX40CF1020I6ES |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
