2-41 www.adlinktech.com

CompactPCI

Introduction

ADLINK's PCI/PCIe-7300A and cPCI-7300 are ultra-highspeed digital I/O card consisting of 32 digital input/output channels. High

performance designs and state-of-the-art technology make these cards ideal for a wide range of applications, such as high-speed data

transfer, digital pattern generation and digital pattern capture applications, and logic analyzer applications. Trigger signals are available

to start the data acquisition of pattern generation.

■ Maximum Data Acquisition Rate

For sustained data transfer directly from or to host memory, the maximum data acquisition rate can be 80 MB/s. The maximum data

transfer rates between external device and onboard FIFO can be up to 80 MB/s for DO and 160 MB/s for DI. 80MB/s is achieved by

32-bit data width multiplied by an internal 20 MHz clock. 160 MB/s is achieved by 32-bit data width with an external 40 MHz clock

for digital input channels only. The PCI/PCIe-7300A, cPCI-7300 can reach 160 MB/s throughput only when the acquired data length

is less than FIFO size (16 k samples).

■ Bus Mastering DMA

The PCI/PCIe-7300A, cPCI-7300 performs high-speed data transfers between onboard FIFO and host memory using bus mastering

DMA and scatter gather. When the PCI/PCIe-7300A, cPCI-7300 becomes the bus master, it takes control of the PCI/PCIe/cPCI bus,

transfers data at burst speed, and then releases the bus. The host memory can be utilized as much as possible to store data when the

data acquisition throughput is less than the sustained PCI bus bandwidth.

■ Scatter Gather Support

For bus master devices, the hardware has the special-design built-in support for transferring data to and from non-contiguous ranges

of physical memory. The PCI/PCIe-7300A, cPCI-7300 contains multiple pairs of address and length registers, each one describing

a single contiguous buffer segment. This allows the PCI/PCIe-7300A, cPCI-7300 to perform I/O using buffers that are scattered

throughout DMA address space. These multiple address and count registers are often referred to as a scatter/gather list, and you can

also think of these bus masters as having their own built-in mapping registers. With scatter gather support, the data transfer size is no

longer a limitation, and moreover, ring buffer is easily achieved with the link list of the scattered memory.

■ I/O Port Configurations

The PCI/PCIe-7300A, cPCI-7300 is initially configured as two ports: PORT A and PORT B. Each port controls 16 digital I/O lines.

The I/O ports can be configured as either input or output. According to outside device environment, the PCI/PCIe-7300A, cPCI-7300 can

be configured to meet all high-speed digital I/O data transferring. PCI/PCIe-7300A, cPCI-7300 can support many different digital I/O

operation modes:

■

Internal clock: The digital input and output operations are handled by internal clock and data is transferred by busmastering DMA.

■

External clock: The digital input and output operations are handled by external In/Out strobe signals (DI_REQ or DO_ACK)

and data is transferred by busmastering DMA.

■

Handshaking: Through REQ and ACK signals, the digital I/O data can have simple handshaking data transfer to guarantee no data loss.

■

Pattern generation: The PCI/PCIe-7300A, cPCI-7300 reads or writes digital data at a prede termined rate. Users can control the rate

internally via by onboard counters with 50 ns timing resolution.

Features

■

■

Supports a 32-bit 5 V PCI bus (PCI-7300A)

■

3UEurocardformfactor,CompactPCIcompliant

(PICMG 2.0 R2.1) (cPCI-7300)

■

32-CH 5 V/TTL digital inputs/outputs

■

20MHz(80MB/s)maximumtransferrate

■

8, 16, or 32-bit transfers

■

4auxiliaryDI&4auxiliaryDO

■

Onboard 64 kB FIFO

■

Onboard programmable timer pacer clock

■

Timed digital input sampling controlled by internal

timerorexternalclock

■

Independent trigger signals to start data

acquisition and pattern generation

■

Scatter-gather DMA

■

Supports handshaking digital I/O transfer mode

■

Repeated digital pattern generation from FIFO

■

Active terminators for high-speed and longdistance

data transfer

■ Operating Systems

• Windows 7/Vista/XP/2000/2003 Server

• Linux

■ Recommended Software

• AD-Logger

• VB.NET/VC.NET/VB/VC++/BCB/Delphi

• DAQBench

■ Driver Support

• DAQPilot for LabVIEW™

• PCIS-DASK for Windows

• PCIS-DASK/X for Linux

PCI/PCIe-7300A, cPCI-7300

PCIe-7300A

PCI-7300A

cPCI-7300

Port A (16DIO)

Active

Terminators

D31..1 6

D15..0

Port B (16DIO)

Active

Terminators

D15..0

D31..1 6

Local Bus

PCI/PCIe

Controller

8254

Timer

D3..0

D7..4

AUX DO 3..0

AUX DI 3..0

PCI/PCIe Bus

DITRIG,DIREQ

DIACK

DOTRIG,DOACK

DOREQ

Block Diagram of PCI-7300A

REG

REG

REG

REG

16K Words

FIFO

16K Words

16K Words

FIFO

REG

REG

REG

REG

REG

REG

REG

Control

&

Timing

DO

DI

Data FIFO

Scatter Gather

Fragmented

Physical Memory

Retrieves

Data

PCI Bus

Controller

Timer

CPU

Port A (16DIO)

Active

Terminators

D31..1 6

D15..0

Port B (16DIO)

Active

Terminators

D15..0

D31..1 6

Local Bus

PCI/PCIe

Controller

8254

Timer

D3..0

D7..4

AUX DO 3..0

AUX DI 3..0

PCI/PCIe Bus

DITRIG,DIREQ

DIACK

DOTRIG,DOACK

DOREQ

Block Diagram of PCI-7300A

REG

REG

REG

REG

16K Words

FIFO

16K Words

16K Words

FIFO

REG

REG

REG

REG

REG

REG

REG

Control

&

Timing

DO

DI

Data FIFO

Scatter Gather

Fragmented

Physical Memory

Retrieves

Data

PCI Bus

Controller

Timer

CPU

80 MB/s High-Speed 32-CH Digital I/O Cards