64GA106 datasheet(164/330 Pages) MICROCHIP

164 / 330 page

PIC24FJ256GA110 FAMILY

DS39905E-page 164

 2010 Microchip Technology Inc.

13.1.2

CASCADED (32-BIT) MODE

By default, each module operates independently with

its own 16-bit timer. To increase resolution, adjacent

even and odd modules can be configured to function as

a single 32-bit module. (For example, modules 1 and 2

are paired, as are modules 3 and 4, and so on.) The

odd-numbered module (ICx) provides the Least Signif-

icant 16 bits of the 32-bit register pairs, and the even

module (ICy) provides the Most Significant 16 bits.

Wraparounds of the ICx registers cause an increment

of their corresponding ICy registers.

Cascaded operation is configured in hardware by

setting the IC32 bits (ICxCON2<8>) for both modules.

13.2

Capture Operations

The enhanced input capture module can be configured

to capture timer values and generate interrupts on

rising edges on ICx, or all transitions on ICx. Captures

can be configured to occur on all rising edges or just

some (every 4th or 16th). Interrupts can be indepen-

dently configured to generate on each event or a

subset of events.

To set up the module for capture operations:

Configure the ICx input for one of the available

Peripheral Pin Select pins.

If Synchronous mode is to be used, disable the

sync source before proceeding.

Make sure that any previous data has been

removed from the FIFO by reading ICxBUF until

the ICBNE bit (ICxCON1<3>) is cleared.

Set the SYNCSEL bits (ICxCON2<4:0>) to the

desired sync/trigger source.

Set the ICTSEL bits (ICxCON1<12:10>) for the

desired clock source.

Set the ICI bits (ICxCON1<6:5>) to the desired

interrupt frequency

Select Synchronous or Trigger mode operation:

Check that the SYNCSEL bits are not set to

‘00000’.

For Synchronous mode, clear the ICTRIG

bit (ICxCON2<7>).

For Trigger mode, set ICTRIG and clear the

TRIGSTAT bit (ICxCON2<6>).

Set the ICM bits (ICxCON1<2:0>) to the desired

operational mode.

Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is

slightly different:

Set

the

IC32

bits

for

both

modules

(ICyCON2<8> and (ICxCON2<8>), enabling the

even-numbered module first. This ensures the

modules will start functioning in unison.

Set the ICTSEL and SYNCSEL bits for both

modules to select the same sync/trigger and

time base source. Set the even module first,

then the odd module. Both modules must use

the same ICTSEL and SYNCSEL settings.

Clear the ICTRIG bit of the even module

(ICyCON2<7>); this forces the module to run in

Synchronous mode with the odd module,

regardless of its trigger setting.

Use the odd module’s ICI bits (ICxCON1<6:5>)

to the desired interrupt frequency.

Use the ICTRIG bit of the odd module

(ICxCON2<7>)

configure

Trigger

Synchronous mode operation.

Use the ICM bits of the odd module

(ICxCON1<2:0>) to set the desired capture

mode.

The module is ready to capture events when the time

base and the trigger/sync source are enabled. When

the ICBNE bit (ICxCON1<3>) becomes set, at least

one capture value is available in the FIFO. Read input

capture values from the FIFO until the ICBNE clears to

‘0’.

For 32-bit operation, read both the ICxBUF and

ICyBUF for the full 32-bit timer value (ICxBUF for the

lsw, ICyBUF for the msw). At least one capture value is

available in the FIFO buffer when the odd module’s

ICBNE bit (ICxCON1<3>) becomes set. Continue to

read the buffer registers until ICBNE is cleared

(perform automatically by hardware).

Note:

For Synchronous mode operation, enable

the sync source as the last step. Both

input capture modules are held in Reset

until the sync source is enabled.

64GA106 Datasheet(PDF) 164 Page - Microchip Technology

64GA106 Datasheet(HTML) 164 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL