PIC16F877ATISLASHML datasheet(119/234 Pages) MICROCHIP

119 / 234 page

 2003 Microchip Technology Inc.

DS39582B-page 117

PIC16F87XA

10.2.2

USART ASYNCHRONOUS

RECEIVER

The receiver block diagram is shown in Figure 10-4.

The data is received on the RC7/RX/DT pin and drives

the data recovery block. The data recovery block is

actually a high-speed shifter, operating at x16 times the

baud rate; whereas the main receive serial shifter

operates at the bit rate or at FOSC.

Once Asynchronous mode is selected, reception is

enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift

received data in the RSR is transferred to the RCREG

bit, RCIF (PIR1<5>), is set. The actual interrupt can be

enabled/disabled by setting/clearing enable bit, RCIE

(PIE1<5>). Flag bit RCIF is a read-only bit which is

cleared by the hardware. It is cleared when the RCREG

double-buffered register (i.e., it is a two-deep FIFO). It

is possible for two bytes of data to be received and

transferred to the RCREG FIFO and a third byte to

begin shifting to the RSR register. On the detection of

the Stop bit of the third byte, if the RCREG register is

still full, the Overrun Error bit, OERR (RCSTA<1>), will

be set. The word in the RSR will be lost. The RCREG

the FIFO. Overrun bit OERR has to be cleared in soft-

ware. This is done by resetting the receive logic (CREN

is cleared and then set). If bit OERR is set, transfers

from the RSR register to the RCREG register are inhib-

ited and no further data will be received. It is, therefore,

essential to clear error bit OERR if it is set. Framing

error bit, FERR (RCSTA<2>), is set if a Stop bit is

detected as clear. Bit FERR and the 9th receive bit are

buffered the same way as the receive data. Reading

the RCREG will load bits RX9D and FERR with new

values, therefore, it is essential for the user to read the

RCSTA register before reading the RCREG register in

order not to lose the old FERR and RX9D information.

FIGURE 10-4:

USART RECEIVE BLOCK DIAGRAM

x64 Baud Rate CLK

SPBRG

Baud Rate Generator

RC7/RX/DT

Pin Buffer

and Control

SPEN

Data

Recovery

CREN

OERR

FERR

RSR Register

MSb

LSb

RX9D

RCREG Register

FIFO

Interrupt

RCIF

RCIE

Data Bus

÷64

÷16

Stop

Start

(8)

RX9

• • •

FOSC

PIC16F877ATI/ML Datasheet(PDF) 119 Page - Microchip Technology

PIC16F877ATI/ML Datasheet(HTML) 119 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL