Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPC56EL54x Datasheet(PDF) 118 Page - STMicroelectronics

Part # SPC56EL54x
Description  Dual issue five-stage pipeline core
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC56EL54x Datasheet(HTML) 118 Page - STMicroelectronics

Back Button SPC56EL54x Datasheet HTML 114Page - STMicroelectronics SPC56EL54x Datasheet HTML 115Page - STMicroelectronics SPC56EL54x Datasheet HTML 116Page - STMicroelectronics SPC56EL54x Datasheet HTML 117Page - STMicroelectronics SPC56EL54x Datasheet HTML 118Page - STMicroelectronics SPC56EL54x Datasheet HTML 119Page - STMicroelectronics SPC56EL54x Datasheet HTML 120Page - STMicroelectronics SPC56EL54x Datasheet HTML 121Page - STMicroelectronics SPC56EL54x Datasheet HTML 122Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 165 page
background image
Electrical characteristics
SPC56ELx, SPC564Lx
118/165
DocID15457 Rev 12
3.14
FMPLL electrical characteristics
Table 25. FMPLL electrical characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fREF_CRYSTAL
fREF_EXT
D
FMPLL reference frequency
range(1)
Crystal reference
4
—
40
MHz
fPLL_IN
D
Phase detector input
frequency range (after pre-
divider)
—4
—
16
MHz
fFMPLLOUT D
Clock frequency range in
normal mode
—
4
—
120(2)
MHz
fFREE
P Free running frequency
Measured using clock
division (typically
16)
20
—
150
MHz
fsys
D
On-chip FMPLL
frequency(2)
—16
—
120
MHz
tCYC
D System clock period
—
—
—
1 / fsys
ns
fLORL
fLORH
D
Loss of reference frequency
window(3)
Lower limit
1.6
—
3.7
MHz
Upper limit
24
—
56
fSCM
D
Self-clocked mode
frequency(4),(5)
—20
—
150
MHz
tLOCK
P
Lock time
Stable oscillator
(fPLLIN = 4 MHz),
stable VDD
——
200
µs
tlpll
D FMPLL lock time (6),(7)
——
—
200
s
tdc
D Duty cycle of reference
—40
—
60
%
CJITTER
T
CLKOUT period
jitter(8),(9),(10),(11)
Long-term jitter (avg. over
2 ms interval), fFMPLLOUT
maximum
–6
—
6
ns
t
PKJIT
T
Single period jitter (peak to
peak)
PHI @ 120 MHz,
Input clock @ 4 MHz
——
175
ps
PHI @ 100 MHz,
Input clock @ 4 MHz
——
185
ps
PHI @ 80 MHz,
Input clock @ 4 MHz
——
200
ps
t
LTJIT
T
Long term jitter
PHI @ 16 MHz,
Input clock @ 4 MHz
——
±6
ns
fLCK
D Frequency LOCK range
—
–6
—
6
%
fFMPLLOUT
fUL
D Frequency un-LOCK range
—
–18
—
18
%
fFMPLLOUT
fCS
fDS
D Modulation depth
Center spread
±0.25
—
±2.0
%
fFMPLLOUT
Down spread
–0.5
—
-8.0
fMOD
D Modulation frequency(12)
—
—
—
100
kHz
1. Considering operation with FMPLL not bypassed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com