STM32F302X6 datasheet(112/138 Pages) STMICROELECTRONICS

112 / 138 page

Electrical characteristics

STM32F302x6 STM32F302x8

112/138

DocID025147 Rev 6

Figure 34. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external

loads directly without the use of an external operational amplifier. The buffer can be bypassed by

configuring the BOFFx bit in the DAC_CR register.

6.3.20

Comparator characteristics

Update

rate(3)

Max frequency for a

correct DAC_OUT

change when small

variation in the input

code (from code i to

i+1LSB)

CLOAD

≤50 pF,

RLOAD

≥ 5 kΩ

MS/s

tWAKEUP(3)

Wakeup time from off

state (Setting the ENx

bit in the DAC Control

CLOAD

≤50 pF,

RLOAD

≥ 5 kΩ

6.5

µs

PSRR+ (1)

Power supply rejection

ratio (to VDDA) (static

DC measurement

CLOAD

= 50 pF,

No RLOAD

≥ 5 kΩ,

–67

–40

1. Guaranteed by design.

2. Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is

involved.

3. Guaranteed by characterization results.

Table 71. DAC characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 72. Comparator characteristics(1)(2)

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

VDDA

Analog supply voltage

3.6

VIN

Comparator input voltage

range

-0

VDDA

VBG

Scaler input voltage

VREFINIT

VSC

Scaler offset voltage

±5

±10

STM32F302X6 Datasheet(PDF) 112 Page - STMicroelectronics

STM32F302X6 Datasheet(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL