STM32L431 datasheet(105/200 Pages) STMICROELECTRONICS

105 / 200 page

DocID028800 Rev 1

105/200

STM32L431xx

Electrical characteristics

168

6.3.6

Wakeup time from low-power modes and voltage scaling

transition times

The wakeup times given in Table 40 are the latency between the event and the execution of

the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

APB2

0.2

µA/MHz

SAI1 independent clock domain

2.3

1.8

1.9

SAI1 clock domain

2.1

1.8

2.0

SDMMC1 independent clock

domain

4.7

3.9

SDMMC1 clock domain

2.5

1.9

SPI1

1.8

1.6

1.7

SYSCFG/VREFBUF/COMP

0.6

0.5

0.6

TIM1

8.1

6.5

7.6

TIM15

3.7

3.0

3.4

TIM16

2.7

2.1

2.6

USART1 independent clock

domain

4.8

4.2

4.6

USART1 clock domain

1.5

1.3

1.7

All APB2 on

24.2

19.9

22.6

ALL

94.8

76.5

94.0

1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

2. The GPIOx (x= A…H) dynamic current consumption is approximately divided by a factor two versus this table values when

the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx_LCKR register. In order to save the full GPIOx current

consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog

mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).

3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.

4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

Table 39. Peripheral current consumption (continued)

Peripheral

Range 1

Range 2

Low-power run

and sleep

Unit

Table 40. Low-power mode wakeup timings(1)

Symbol

Parameter

Conditions

Typ

Max

Unit

tWUSLEEP

Wakeup time from Sleep

mode to Run mode

-6

Nb of

CPU

cycles

tWULPSLEEP

Wakeup time from Low-

power sleep mode to Low-

power run mode

Wakeup in Flash with Flash in power-down

during low-power sleep mode (SLEEP_PD=1 in

FLASH_ACR) and with clock MSI = 2 MHz

68.3

STM32L431 Datasheet(PDF) 105 Page - STMicroelectronics

STM32L431 Datasheet(HTML) 105 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL