R5F104FAD datasheet(113/213 Pages) RENESAS

113 / 213 page

RL78/G14

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85

°C)

R01DS0053EJ0330 Rev. 3.30

Page 113 of 208

Aug 12, 2016

Note 1.

The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2.

The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge)

timing.

Caution

The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0

(PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect

destination.

Remark

The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at

that time in each mode are as follows.

Fast mode: Cb = 320 pF, Rb = 1.1 k

(2)

I2C fast mode

(TA = -40 to +85°C, 1.6 V

≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter

Symbol

Conditions

HS (high-speed

main) mode

LS (low-speed

main) mode

LV (low-voltage

main) mode

Unit

MIN.

MAX.

MIN.

MAX.

MIN.

MAX.

SCLA0 clock frequency

fSCL

Fast mode:

fCLK

≥ 3.5 MHz

2.7 V

≤ EVDD0 ≤ 5.5 V

400

kHz

1.8 V

≤ EVDD0 ≤ 5.5 V

400

kHz

Setup time of restart condi-

tion

tSU: STA

2.7 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

Hold time Note 1

tHD: STA

2.7 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

Hold time when SCLA0 = “L” tLOW

2.7 V

≤ EVDD0 ≤ 5.5 V

1.3

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

1.3

μs

Hold time when SCLA0 = “H” tHIGH

2.7 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

Data setup time (reception)

tSU: DAT

2.7 V

≤ EVDD0 ≤ 5.5 V

100

1.8 V

≤ EVDD0 ≤ 5.5 V

100

Data hold time (transmission)

Note 2

tHD: DAT

2.7 V

≤ EVDD0 ≤ 5.5 V

0.9

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

0.9

μs

Setup time of stop condition

tSU: STO

2.7 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

0.6

μs

Bus-free time

tBUF

2.7 V

≤ EVDD0 ≤ 5.5 V

1.3

μs

1.8 V

≤ EVDD0 ≤ 5.5 V

1.3

μs

R5F104FAD Datasheet(PDF) 113 Page - Renesas Technology Corp

R5F104FAD Datasheet(HTML) 113 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL