| Manufacturer | Part # | Datasheet | Description |
Cypress Semiconductor |
CY7C1161KV18
|
881Kb / 29P |
18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C15632KV18
|
783Kb / 30P |
72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1143KV18
|
619Kb / 29P |
18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
|
|
CY7C1263KV18
|
887Kb / 30P |
36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C2663KV18
|
871Kb / 31P |
144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C1241KV18
|
855Kb / 30P |
36-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
|
|
CY7C2644KV18
|
840Kb / 30P |
144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
|
|
CY7C1543KV18
|
869Kb / 29P |
72-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
|
|
CY7C1663KV18
|
779Kb / 31P |
144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C2642KV18
|
885Kb / 30P |
144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
|
English ▼ 
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
