| Electronic Components Datasheet Search |
|
AT86RF232-ZXR Datasheet(PDF) 3 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT86RF232-ZXR Datasheet(HTML) 3 Page - ATMEL Corporation |
|
3 / 175 page ![]() 3 8321A–MCU Wireless–10/11 AT86RF232 1.1 Pin Descriptions Table 1-1. Atmel AT86RF232 Pin Description. Pins Name Type Description 1 AVSS Ground Analog ground 2 AVSS Ground Analog ground 3 AVSS Ground Ground for RF signals 4 RFP RF I/O Differential RF signal 5 RFN RF I/O Differential RF signal 6 AVSS Ground Ground for RF signals 7 DVSS Ground Digital ground 8 /RST Digital input Chip reset; active low 9 DIG1 Digital output (Ground) 1. Antenna Diversity RF switch control, see Section 11.3 2. If disabled, pull-down enabled (DVSS) 10 DIG2 Digital output (Ground) 1. Antenna Diversity RF switch control (DIG1 inverted), see Section 11.3 2. RX Frame Time Stamping, see Section 11.4 3. TX Frame Time Stamping, see Section 11.4 4. If functions disabled, pull-down enabled (DVSS) 11 SLP_TR Digital input Controls sleep, transmit start, receive states; active high, see Section 6.5 12 DVSS Ground Digital ground 13, 14 DVDD Supply Regulated 1.8V voltage regulator; digital domain, see Section 9.4 15 DEVDD Supply External supply voltage; digital domain 16 DVSS Ground Digital ground 17 CLKM Digital output Master clock signal output; low if disabled, see Section 9.6 18 DVSS Ground Digital ground 19 SCLK Digital input SPI clock 20 MISO Digital output SPI data output (master input slave output) 21 DVSS Ground Digital ground 22 MOSI Digital input SPI data input (master output slave input) 23 /SEL Digital input SPI select, active low 24 IRQ Digital output 1. Interrupt request signal; active high or active low; configurable 2. Frame Buffer Empty Indicator; active high, see Section 11.5 25 XTAL2 Analog input Crystal pin, see Section 9.6 26 XTAL1 Analog input Crystal pin or external clock supply, see Section 9.6 27 AVSS Ground Analog ground 28 EVDD Supply External supply voltage, analog domain 29 AVDD Supply Regulated 1.8V voltage regulator; analog domain, see Section 9.4 30, 31, 32 AVSS Ground Analog ground Paddle AVSS Ground Analog ground; Exposed paddle of QFN package |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |