MSP432P411VIPZ datasheet(149/212 Pages) TI1

149 / 212 page

149

MSP432P4111, MSP432P4011, MSP432P411Y

MSP432P401Y, MSP432P411V, MSP432P401V

www.ti.com

SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018

Submit Documentation Feedback

Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V

Detailed Description

6.11 Performance Benchmarks

The MSP432P4x1x MCUs achieve the following performance benchmarks under the software

configurations and profile configurations in the following sections. These performance benchmarks were

measured with system supply voltage of 2.97 V at ambient temperature of 25°C.

6.11.1 ULPBench Performance: 150.6 ULPMark™-CP

Table 6-57 lists the software configuration for the ULPBench benchmark.

Table 6-57. Software Configuration

ITEM

DETAILS

Compiler name and version

IAR EWARM v7.50.3

Compiler flags

--endian=little --cpu=Cortex-M4F -e --fpu=VFPv4_sp -Ohs --no_size_constraints --mfc

ULPBench profile and version

v1.1.x

EnergyMonitor software version

1.1.3

Table 6-58 lists the profile configuration for the ULPBench benchmark.

Table 6-58. Profile Configuration

CONFIGURATION

DETAILS

Wakeup Timer Module

RTC

Wakeup Timer Clock Source

External crystal

Wakeup Timer Frequency

32768 Hz

Wakeup Timer Accuracy

20 ppm

Active Power Mode Name

Active mode

Active Mode Clock Configuration

CPU: 21 MHz, RTC: 32 kHz

Active Mode Voltage Integrity

1.62 V

Inactive Power Mode Name

LPM3

Inactive Clock Configuration

CPU: off, RTC: 32 kHz

Inactive Mode Voltage Integrity

1.62 V

6.11.2 CoreMark/MHz Performance: 3.41

Table 6-59 lists the software configuration for the CoreMark benchmark.

Table 6-59. Software Configuration

ITEM

DETAILS

Compiler Name and Version

IAR EWARM v6.70.3

Compiler Flags

--no_size_constraints --debug --endian=little --cpu=Cortex-M4F -e --fpu=None --dlib_config

C:\Program Files (x86)\IAR Systems\Embedded Workbench

6.\arm\INC\c\DLib_Config_Normal.h -Ohs

CoreMark Profile and Version

v1.0

Table 6-60 lists the profile configuration for the CoreMark benchmark.

Table 6-60. Profile Configuration

CONFIGURATION

DETAILS

Active Power Mode Name

Active mode

Active Mode Clock Configuration

CPU: 3 MHz

Active Mode Voltage Integrity

1.62 V

MSP432P411VIPZ Datasheet(PDF) 149 Page - Texas Instruments

MSP432P411VIPZ Datasheet(HTML) 149 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL