| Electronic Components Datasheet Search |
|
DS2153Q Datasheet(PDF) 5 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2153Q Datasheet(HTML) 5 Page - Dallas Semiconductor |
|
5 / 52 page ![]() DS2153Q 5 of 52 PIN DESCRIPTION Table 1-1 PIN SYMBOL TYPE DESCRIPTION 1 2 3 4 AD4 AD5 AD6 AD7 I/O Address/Data Bus. An 8-bit multiplexed address/data bus. 5 RD (DS) I Read Input (Data Strobe). 6 CS I Chip Select. Must be low to read or write the port. 7ALE(AS) I Address Latch Enable (Address Strobe). A positive going edge serves to demultiplex the bus. 8 WR (R/ W ) I Write Input (Read/Write). 9RLINK O Receive Link Data. Outputs the full receive data stream including the Sa bits. See Section 13 for timing details. 10 RLCLK O Receive Link Clock. 4 kHz to 20 kHz demand clock for the RLINK output; controlled by RCR2. See Section 13 for timing details. 11 DVSS - Digital Signal Ground. 0.0 volts. Should be tied to local ground plane. 12 RCLK O Receive Clock. Recovered 2.048 MHz clock. 13 RCHCLK O Receive Channel Clock. 256 kHz clock which pulses high during the LSB of each channel. Useful for parallel to serial conversion of channel data. See Section 13 for timing details. 14 RSER O Receive Serial Data. Received NRZ serial data, updated on rising edges of RCLK or SYSCLK. 15 RSYNC I/O Receive Sync. An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (RCR1.6=0) or multiframe boundaries (RCR1.6=1). If the elastic store is enabled via the RCR2.1, then this pin can be enabled to be an input via RCR1.5 at which a frame boundary pulse is applied. See Section 13 for timing details. 16 RLOS/LOTC O Receive Loss of Sync/Loss of Transmit Clock. A dual function output. If TCR2.0=0, will toggle high when the synchronizer is searching for the E1 frame and multiframe; if TCR2.0=1, will toggle high if the TCLK pin has not toggled for 5 µs. 17 SYSCLK I System Clock. 1.544 MHz or 2.048 MHz clock. Only used when the elastic store functions are enabled via RCR2.1. Should be tied low in applications that do not use the elastic store. If tied high for at least 100 µs, will force all output pins (including the parallel port) to 3-state. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |