Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTM4624 Datasheet(PDF) 20 Page - Linear Technology

Part # LTM4624
Description  14VIN, 4A Step-Down DC/DC 關Module Regulator
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM4624 Datasheet(HTML) 20 Page - Linear Technology

Back Button LTM4624 Datasheet HTML 16Page - Linear Technology LTM4624 Datasheet HTML 17Page - Linear Technology LTM4624 Datasheet HTML 18Page - Linear Technology LTM4624 Datasheet HTML 19Page - Linear Technology LTM4624 Datasheet HTML 20Page - Linear Technology LTM4624 Datasheet HTML 21Page - Linear Technology LTM4624 Datasheet HTML 22Page - Linear Technology LTM4624 Datasheet HTML 23Page - Linear Technology LTM4624 Datasheet HTML 24Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 26 page
background image
LTM4624
20
4624fd
For more information www.linear.com/LTM4624
APPLICATIONS INFORMATION
Figure 19. Recommended PCB Layout
VIN
COUT
VOUT
4624 F19
GND
CIN
RFB
Safety Considerations
The LTM4624 modules do not provide galvanic isolation
from VIN to VOUT. There is no internal fuse. If required,
a slow blow fuse with a rating twice the maximum input
current needs to be provided to protect each unit from
catastrophic failure. The device does support thermal
shutdown and over current protection.
Layout Checklist/Example
The high integration of LTM4624 makes the PCB board
layoutverysimpleandeasy.However,tooptimizeitselectri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND and VOUT. It helps to minimize the
PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capaci-
tors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between top layer and other power layers.
• Do not put via directly on the pad, unless they are
capped or plated over.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to GND underneath the unit.
• Bring out test points on the signal pins for monitoring.
Figure19givesagoodexampleoftherecommendedlayout.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com