| Electronic Components Datasheet Search |
|
LTC3883 Datasheet(PDF) 3 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC3883 Datasheet(HTML) 3 Page - Linear Technology |
|
3 / 22 page ![]() LTC3870 3 3870fb For more information www.linear.com/LTC3870 elecTrical characTerisTics The l denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at TA = 25°C. (Note 2) VIN = 15V, VRUN0,VRUN1 = 3.3V, fSYNC = 350kHz (externally driven) unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Control Loop IISENSE0+, IISENSE1+ Current Sense + Pin Current VISENSE0,1+ = 3.3V l ±0.1 ±1 µA IISENSE0–, IISENSE1– Current Sense − Pin Current VISENSE0,1– = 3.3V l ±0.1 ±1 µA VIILIMIT Maximum Current Sense threshold (High Range) VITH = 2.22V, ILIM = INTVCC l 70 75 80 mV Maximum Current Sense threshold (Low Range) VITH = 2.22V, ILIM = GND l 45 50 55 mV Gate Drivers TG RUP Pull-Up On-Resistance TG High 2.5 Ω TG RDOWN Pull-down On-Resistance TG Low 1.5 Ω BG RUP Pull-Up On-Resistance BG High 2.4 Ω BG RDOWN Pull-down On-Resistance BG Low 1.1 Ω TG0, TG1 tr tf TG Transition Time: Rise Time Fall Time (Note 6) CLOAD = 3300pF CLOAD = 3300pF 30 30 ns ns BG0, BG1 tr tf BG Transition Time: Rise Time Fall Time (Note 6) CLOAD = 3300pF CLOAD = 3300pF 30 30 ns ns TG/BG t1D Top Gate Off to Bottom Gate On Delay Time (Note 6) CLOAD = 3300pF Each Driver 30 ns BG/TG t2D Bottom Gate Off to Top Gate On Delay Time (Note 6) CLOAD = 3300pF Each Driver 30 ns tON(MIN) Minimum On-Time (Note 7) 90 ns INTVCC Regulator VINTVCC_VIN Internal VCC Voltage No Load 6.0V <VIN <60V, VEXTVCC = 0 V 4.85 5.1 5.35 V VLDO INT INTVCC Load Regulation ICC = 0mA to 50mA, VEXTVCC = 0V 0.8 ±2 % VINTVCC_EXT Internal VCC Voltage No Load VEXTVCC = 8.5V (Note 8) 4.85 5.1 5.35 V VLDO EXT INTVCC Load Regulation with EXTVCC ICC = 0 to 20mA, VEXTVCC = 8.5V 0.5 ±2 % VEXTVCC EXTVCC Switchover Voltage VEXTVCC Ramping Positive (Note 8) 4.7 4.8 4.9 V VHYS_EXTVCC EXTVCC HYSTERESIS 200 mV Oscillator and Phase-Locked Loop fSNYC Oscillator SYNC Range l 100 1000 kHz VTH,SYNC SYNC Input Threshold VTH,sync Falling (Note 9) VTH,sync Rising 0.4 2.0 V V fNOM Nominal Frequency VFREQ = 1.0V 500 kHz IFREQ FREQ setting current 9 10 11 µA θ SYNC-θ0 SYNC to Ch0 Phase Relationship Based on the Falling Edge of Sync and Rising Edge of TG0 PHASMD = 0 PHASMD = 1/3 INTVCC PHASMD = 2/3 INTVCC PHASMD = INTVCC 180 60 120 90 Deg Deg Deg Deg θ SYNC-θ1 SYNC to Ch1 Phase Relationship Based on the Falling Edge of Sync and Rising Edge of TG1 PHASMD = 0 PHASMD = 1/3 INTVCC PHASMD = 2/3 INTVCC PHASMD = INTVCC 0 300 240 270 Deg Deg Deg Deg |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |